Behavioral-level test vector generation for system-on-chip designs

  title={Behavioral-level test vector generation for system-on-chip designs},
  author={M. Lajolo and M. Rebaudengo and M. Reorda and M. Violante and L. Lavagno},
  journal={Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)},
  • M. Lajolo, M. Rebaudengo, +2 authors L. Lavagno
  • Published 2000
  • Computer Science
  • Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)
  • Co-design tools represent an effective solution for reducing costs and shortening time-to-market, when system-on-chip design is considered. In a top-down design flow, designers would greatly benefit from the availability of tools able to automatically generate test sequences, which can be reused during the following design steps, from the system-level specification to the gate-level description. This would significantly increase the chance of identifying testability problems early in the design… CONTINUE READING
    31 Citations

    Figures, Tables, and Topics from this paper

    Explore Further: Topics Discussed in This Paper

    Fault models' analysis at register-transfer level description
    • D. Dimitrov, A. Andonova, N. Atanasova
    • Computer Science
    • 27th International Spring Seminar on Electronics Technology: Meeting the Challenges of Electronics Technology Progress, 2004.
    • 2004
    • 1
    A Survey of High Level Test Generation : Methodologies and Fault Models
    • 3
    On the validation of embedded systems through functional ATPG
    • G. Di Guglielmo
    • Computer Science
    • 2008 Ph.D. Research in Microelectronics and Electronics
    • 2008
    On the validation of embedded systems through functional ATPG
    A Novel EDA Tool for VLSI Test Vectors Management
    High-level and hierarchical test sequence generation
    • 44
    • PDF
    Functional Test Generation
    • 2
    Hybrid Built-In Self-Test and Test Generation Techniques for Digital Systems
    • 86
    • PDF
    Regular Expression Based Test Sequence Generation for HDL Program Validation
    • 4
    • Highly Influenced
    • PDF
    Applying the Ideal Testing Framework to HDL Programs
    • 5
    • PDF


    System-level test bench generation in a co-design framework
    • 4
    A unified framework for design validation and manufacturing test
    • 40
    Automatic test bench generation for simulation-based validation
    • 17
    • PDF
    Fast sequential circuit test generation using high-level and gate-level techniques
    • 62
    • PDF
    Implicit test generation for behavioral VHDL models
    • 98
    Exploiting Behavioral Information in Gate-Level ATPG
    • 10
    High-level observability for effective high-level ATPG
    • 32
    Software testing techniques (2. ed.)
    • 890