Behavior-to-placed RTL synthesis with performance-driven placement

Abstract

Interconnect delay should be considered together with computation delay during architectural synthesis in order to achieve timing closure in deep submicrometer technology. In this paper, we propose an architectural synthesis technique for <i>distributed-register architecture,</i> which separates interconnect delay for data transfer from component delay for… (More)

Topics

12 Figures and Tables

Statistics

01020'04'06'08'10'12'14'16'18
Citations per Year

75 Citations

Semantic Scholar estimates that this publication has 75 citations based on the available data.

See our FAQ for additional information.

Slides referencing similar topics