Baseband processor for RF-MIMO WLAN


The paper describes the architecture, design, implementation, and test of a reconfigurable digital baseband processor for an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Description includes baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analog beamforming), their FPGA-based implementation… (More)
DOI: 10.1109/ICECS.2010.5724633

6 Figures and Tables


  • Presentations referencing similar topics