Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control

@article{Chuang2009BandwidthefficientCM,
  title={Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control},
  author={Tzu-Der Chuang and Lo-Mei Chang and Tsai-Wei Chiu and Yi-Hau Chen and Liang-Gee Chen},
  journal={2009 IEEE International Conference on Acoustics, Speech and Signal Processing},
  year={2009},
  pages={2009-2012}
}
  • Tzu-Der Chuang, Lo-Mei Chang, +2 authors Liang-Gee Chen
  • Published 2009
  • Computer Science
  • 2009 IEEE International Conference on Acoustics, Speech and Signal Processing
  • For H.264/AVC decoder system, the motion compensation bandwidth comes from two parts, the reference data loading bandwidth and the equivalent bandwidth from DRAM access overhead latency. In this paper, a bandwidth-efficient cache-based MC architecture is proposed. It exploits both intra-MB and inter-MB data reuse and reduce up to 46% MC bandwidth compared to conventional scheme. To reduce the equivalent bandwidth from DRAM access overhead latency, the DRAM-friendly data mapping and access… CONTINUE READING

    Figures, Tables, and Topics from this paper.

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 21 CITATIONS, ESTIMATED 83% COVERAGE

    A cache-based bandwidth optimized motion compensation architecture for video decoder

    VIEW 2 EXCERPTS
    CITES METHODS & BACKGROUND

    An elastic software cache with fast prefetching for Motion Compensation in video decoding

    • Ping Chao, Youn-Long Lin
    • Computer Science
    • 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
    • 2010
    VIEW 1 EXCERPT
    CITES BACKGROUND

    Bandwidth-efficient adaptive cache-like buffer architecture in motion compensation for general video codec

    VIEW 1 EXCERPT
    CITES METHODS

    Bandwidth-efficient architecture design for Motion Compensation in H.264/AVC Decoder

    VIEW 1 EXCERPT
    CITES BACKGROUND

    A high efficient memory architecture for H.264/AVC motion compensation

    • Chunshu Li, Kai Huang, +3 authors Haitong Ge
    • Computer Science
    • ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors
    • 2010
    VIEW 11 EXCERPTS
    CITES BACKGROUND, RESULTS & METHODS
    HIGHLY INFLUENCED

    Low bandwidth decoder framework for H.264/AVC scalable extension

    VIEW 1 EXCERPT
    CITES BACKGROUND

    VLSI Implementation of HEVC Motion Compensation With Distance Biased Direct Cache Mapping for 8K UHDTV Applications

    VIEW 1 EXCERPT
    CITES BACKGROUND

    A 16–65 cycles/MB H.264/AVC motion compensation architecture for Quad-HD applications

    VIEW 1 EXCERPT
    CITES BACKGROUND

    FILTER CITATIONS BY YEAR

    2010
    2017

    CITATION STATISTICS

    • 2 Highly Influenced Citations

    References

    Publications referenced by this paper.
    SHOWING 1-5 OF 5 REFERENCES

    Memory Cache Based Motion Compensation Architecture for HDTV H.264/AVC Decoder

    • Yu Li, Yanmei Qu, Yun He
    • Computer Science
    • 2007 IEEE International Symposium on Circuits and Systems
    • 2007
    VIEW 2 EXCERPTS

    High performance synchronous DRAMs controller in H.264 HDTV decoder

    • Jiahui Zhu, Ligang Hou, +3 authors Jintao Li
    • Computer Science
    • Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.
    • 2004

    An SDRAM controller optimized for high definition video coding application

    VIEW 2 EXCERPTS

    Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder

    VIEW 3 EXCERPTS

    A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications

    VIEW 1 EXCERPT