BER-based adaptive ADC-equalizer based receiver for communication links

@article{Narasimha2010BERbasedAA,
  title={BER-based adaptive ADC-equalizer based receiver for communication links},
  author={Rajan Narasimha and Naresh R. Shanbhag and Andrew C. Singer},
  journal={2010 IEEE Workshop On Signal Processing Systems},
  year={2010},
  pages={64-69}
}
This paper presents the architecture of a non-uniform reference level bit error-rate (BER)-optimal analog-to-digital converter (ADC) and equalizer, for high-speed communication links. Finite precision analysis demonstrates that the use of the BER-optimal ADC does not increase the equalizer complexity/power significantly. An adaptive algorithm referred to as the approximate minimum BER algorithm (AMBER) is proposed in order to determine the BER-optimal reference levels. Finite-precision analysis… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-2 of 2 extracted citations

BER-Aware ADC-Based 2 $\,\times\,$1 MIMO Blind Receiver for High Speed Broadband Communication Links

IEEE Transactions on Circuits and Systems I: Regular Papers • 2014
View 6 Excerpts
Highly Influenced

System-driven metrics for the design and adaptation of analog to digital converters

2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) • 2012
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-8 of 8 references

A 14-b 32MS/s Pipelined ADC with novel fast-convergence comprehensive background calibration

2009 IEEE International Symposium on Circuits and Systems • 2009
View 5 Excerpts
Highly Influenced

Digital Compensation of Dynamic Acquisition Errors at the Front-End of High-Performance A/D Converters

IEEE Journal of Selected Topics in Signal Processing • 2009
View 5 Excerpts
Highly Influenced

A 24GS/s 6b ADC in 90nm CMOS

2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers • 2008
View 1 Excerpt

A 12.5 Gb/s SerDes in 65nm CMOS using a baud-rate ADC with digital RX equalization and clock recovery

M. Harwood
IEEE International Solid-State Circuits Conference, 2007. • 2007
View 1 Excerpt

Similar Papers

Loading similar papers…