• Corpus ID: 9997925

Automation in Design for Test for Asynchronous Null Conventional Logic (NCL) Circuits

@inproceedings{Satagopan2005AutomationID,
  title={Automation in Design for Test for Asynchronous Null Conventional Logic (NCL) Circuits},
  author={Venkat Satagopan and Bonita Bhaskaran and Waleed K. Al-Assadi and Scott C. Smith},
  year={2005}
}
The semiconductor era has been thriving since the past four decades but as we continually attain smaller chip sizes comprising of millions of transistors, the problems grow at an unmitigated speed too. Testing such huge circuits poses a huge problem unless tackled prudently. The best case scenario given the current circumstances would be to create a favorable test environment on-chip by implementing Design for Test (DFT) techniques. Asynchronous digital design methodologies are currently… 

Figures and Tables from this paper

Design for Test Techniques for Asynchronous NULL Conventional Logic (NCL) Circuits

TLDR
Three DFT implementations for the asynchronous NULL Conventional Logic (NCL) paradigm are presented, with the following salient features: testing with commercial DFT tools is shown to be feasible; this yields a high test coverage; and minimal area overhead is required.

Testing of Asynchronous NULL Conventional Logic (NCL) Circuits

TLDR
This paper focuses on design for test techniques aimed at making asynchronous NCL designs testable using existing DFT CAD tools with reasonable gate overhead, by enhancing controllability of feedback nets and observability for fault sites that are flagged unobservable.

Testing of Asynchronous NULL Conventional Logic (NCL) Circuits in Synchronous-Based Desig

  • W. Al-AssadiS. Kakarla
  • Computer Science
    22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)
  • 2007
TLDR
The proposed approach performs scan and test points insertion on NCL designs using custom ATPG library and shows significant increase in fault coverage for NCL cyclic and acyclic pipelined designs.

Amélioration du processus de testabilité des circuits intégrés asynchrones dérivés de la topologie de conception d'Octasic

Les circuits asynchrones regroupent une grande variete de technique de conception. Octasic, une entreprise montrealaise, concoit des processeurs dedies au traitement de signal (DSP) qui exploitent

References

SHOWING 1-10 OF 17 REFERENCES

Formal Verification And Testing Of Asynchronous Circuits

TLDR
The main reason that eased synchronous system design is turning out to be one of its capital drawbacks as VLSI technology develops, and the situation will probably be worse with the advent of Ultra Large Scale Integration (ULSI) Boh96].

Testing of asynchronous designs by "inappropriate" means. Synchronous approach

TLDR
It is shown that for acyclic NCL pipelines a test pattern generation for stuck-at faults could be effectively solved through the construction and checking of the synchronous circuit with a set of faults "equivalent" to the original NCL circuit.

Partial scan delay fault testing of asynchronous circuits

TLDR
A three step method to detect possible delay faults in a sequential asynchronous circuit is described and a high level of path delay fault testability can be achieved with partial scan.

Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review]

TLDR
This book provides a careful selection of essential topics on all three types of circuits, namely, digital, memory, and mixed-signal, each requiring different test and design for testability methods.

Automated synthesis of micro-pipelines from behavioral Verilog HDL

  • I. BlunnoL. Lavagno
  • Computer Science
    Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)
  • 2000
TLDR
A compiler from a standard Hardware Description Language (Verilog HDL) to an asynchronous Control Unit and a synchronous Data Path that integrates in a fully automated manner source parsing, control/data splitting, managing the design and inserting matched delays for data bundling constraints is presented.

Asynchronous design using commercial HDL synthesis tools

TLDR
The paper considers a particular subclass of asynchronous circuits (Null Convention Logic or NCL) and suggests a design flow which is completely based on commercial CAD tools and argues about the trade-off between the simplicity of design flow and the quality of obtained implementations.

New scan design of asynchronous sequential circuits

TLDR
This new scan methodology can gain the high fault coverage of path delay fault as well as stuck-at fault with the small area overhead in the asynchronous micropipeline environments and easily expand the application such as built-in self testing.

Asynchronous Circuit Design

Asynchronous sequential switching circuits

Gate and throughput optimizations for null convention self-timed digital circuits

TLDR
This dissertation focuses on optimization methods for NCL circuits, specifically addressing three related architectural areas of NCL design: speed, transistor count, and power trade-offs using approaches that are readily automatable.