Automating Most Parts of Hardware Proofs in HOL

@inproceedings{Schneider1991AutomatingMP,
  title={Automating Most Parts of Hardware Proofs in HOL},
  author={Klaus Schneider and Ramayya Kumar and Thomas Kropf},
  booktitle={CAV},
  year={1991}
}
Highly Cited
This paper has 17 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper

References

Publications referenced by this paper.
Showing 1-10 of 25 references

Ein Sequenzenkalkiil fiir die Hardware-Verifikation in HOL; Diploma Thesis, Institute of Computer Design and Fault-Tolerance

K. Schneider
University of Karlsruhe, • 1991

Integrating A First-order Automatic prover In The HOL Environment

1991., International Workshop on the HOL Theorem Proving System and Its Applications • 1991

Joyce : More Reasons Why Higher - Order Logic is a Good Formalism for Specifiying and Verifying Hardware

M. J. C. Gordon
1991

Kropf : Structuring Hardware Proofs : First Steps towards Automation in a Higher - Order Environment

R. Kumar, T.
1991

More Reasons Why Higher-Order Logic is a Good Formalism for Specifiying and Verifying Hardware

J. Joyce
Proc. International Workshop on Formal Methods in VLSI Design, • 1991

Wunderlich: A Common Approach to Hardware Verification and Test Generation Based on Temporal Logic

T. Kropf, H.-J
Prec. International Test Conference (ITC • 1991

Dill: Sequential Circuit Verification Using Symbolic Model Checking

J. R. Bureh, E. M. Clarke, D.L.K.L. McMillan
Proc. 27th Design Automation Conference (DAC • 1990

Daeche : Specification and Verification of Digital Systems Using Higher - Order Predicate Logic

N.
Formal System DesignInteractive Synthesis based on Computer Assisted Formal Reasoning • 1989

Formal System Design - Interactive Synthesis based on Computer Assisted Formal Reasoning

S. Finn, M. Fourman, M. Francis, B. Harris
Proc. Intl. Workshop on Applied Formal Methods for Correct VLSI Design, • 1989

Similar Papers

Loading similar papers…