Automatic timing-coherent transactor generation for mixed-level simulations

@article{Chen2015AutomaticTT,
  title={Automatic timing-coherent transactor generation for mixed-level simulations},
  author={Li-Chun Chen and Hsin-I Wu and Ren-Song Tsay},
  journal={The 20th Asia and South Pacific Design Automation Conference},
  year={2015},
  pages={588-593}
}
In this paper we extend the concept of the traditional transactor, which focuses on correct content transfer, to a new timing-coherent transactor that also accurately aligns the timing of each transaction boundary so that designers can perform precise concurrent system behavior analysis in mixed-abstraction-level system simulations which are essential to increasingly complex system designs. To streamline the process, we also developed an automatic approach for timing-coherent transactor… 

References

SHOWING 1-10 OF 29 REFERENCES
Specification, Synthesis, and Simulation of Transactor Processes
  • F. Balarin, R. Passerone
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2007
TLDR
This paper proposes a methodology in which both the interfaces and their relation are captured by a single formal specification and shows how the code for all the transactors associated with a pair of interfaces can be automatically generated.
On the Automatic Transactor Generation for TLM-based Design Flows
  • N. Bombieri, F. Fummi
  • Computer Science
    2006 IEEE International High Level Design Validation and Test Workshop
  • 2006
TLDR
A methodology is proposed to automate some parts of the transactor generation aiming at reaching their correct-by-construction implementation.
Automatic communication refinement for system level design
TLDR
This paper presents a methodology and algorithms for automatic communication refinement, which solves the problem of converting abstract data-transfer between components to its actual bus level implementation in system-level synthesis.
Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation
TLDR
This paper shows how the transactor code can be automatically generated by exploiting the testbench of any RTL IP, and presents a methodology to automatically generate transactors for RTLIPs.
Extending the transaction level modeling approach for fast communication architecture exploration
TLDR
Recently there have been several efforts to use the Transaction Level Modeling (TLM) paradigm for improving simulation performance of BCA models, however these B CA models capture a lot of details that can be eliminated when exploring communications architectures.
Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model
  • C. Lo, R. Tsay
  • Computer Science
    2009 Asia and South Pacific Design Automation Conference
  • 2009
TLDR
This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models for system simulation, and relieves designers from the tedious and error-prone process of refining models and checking for consistency.
An accurate system architecture refinement methodology with mixed abstraction-level virtual platform
TLDR
A system-level architecture refinement flow is presented and a dual DSP cores virtual system based-on the highly accurate mixed abstraction-level modeling methodology is implemented, which can run various multimedia applications and achieve high accuracy.
The Transaction-Based Verification Methodology
This paper summarizes a transaction-based verification methodology (TBV) that makes functional verification of RTL descriptions using simulation more effective By raising the verification effort to a
Transaction level modeling: flows and use models
  • A. Donlin
  • Computer Science
    International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.
  • 2004
TLDR
This work proposes a variety of TLM use-models that reveal paths through the TLM abstraction levels for various types of system and considers the distribution of modeling effort between the various design roles and applies that to descriptions of various use-model design flows.
Fast and accurate protocol specific bus modeling using TLM 2.0
TLDR
A new methodology is introduced that enables the creation of fast and cycle accurate protocol specific bus-based communication models, based on the new TLM 2.0 standard from the Open SystemC Initiative (OSCI).
...
1
2
3
...