Automatic test knowledge extraction from VHDL (ATKET)

@article{Vishakantaiah1992AutomaticTK,
  title={Automatic test knowledge extraction from VHDL (ATKET)},
  author={Praveen Vishakantaiah and Jacob A. Abraham and Magdy S. Abadir},
  journal={[1992] Proceedings 29th ACM/IEEE Design Automation Conference},
  year={1992},
  pages={273-278}
}
The authors describe ATKET (automatic test knowledge extraction tool), which synthesizes test knowledge using structural and behavioral information available in the very high-speed IC description language (VHDL) description of a design. A VHDL analyzer produces an intermediate representation of the information contained in a VHDL design. ATKET interfaces to this intermediate representation to access structural and behavioral information in the design and stores it in suitable data structures. A… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 45 CITATIONS

RTL Test Justification and Propagation Analysis for Modular Designs

  • J. Electronic Testing
  • 1998
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

TASTE: Testability Analysis Engine and Opened Libraries for Digital Data Path

  • 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools
  • 2008
VIEW 1 EXCERPT
CITES BACKGROUND

A Study of Implication Based Pseudo Functional Testing

  • 2006 IEEE International Test Conference
  • 2006
VIEW 1 EXCERPT
CITES BACKGROUND

Pseudofunctional testing

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2006
VIEW 1 EXCERPT
CITES METHODS

State Variable Extraction and Partitioning to Reduce Problem Complexity for ATPG and Design Validation

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2006
VIEW 2 EXCERPTS
CITES METHODS

Constraint extraction for pseudo-functional scan-based delay testing

  • Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
  • 2005
VIEW 2 EXCERPTS
CITES METHODS