Automatic run-time manager generation for reconfigurable MPSoC architectures

@article{Durelli2012AutomaticRM,
  title={Automatic run-time manager generation for reconfigurable MPSoC architectures},
  author={Gianluca Durelli and Christian Pilato and Andrea Cazzaniga and Donatella Sciuto and Marco D. Santambrogio},
  journal={7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)},
  year={2012},
  pages={1-8}
}
During the last few years, new technologies have made possible to fit a larger number of components on a single die, allowing to realize more complex and heterogeneous systems, generally called Multiprocessor Systems-on-Chip (MPSoC). Additionally, the introduction of partial reconfiguration in these systems has increased both their flexibility and performance. This feature allows the designer to switch the context of a specific circuit region without any interruption in the other components… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-9 OF 9 CITATIONS

Trading-off reliability and performance in FPGA-based reconfigurable heterogeneous systems

  • 2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)
  • 2018
VIEW 1 EXCERPT
CITES METHODS

The DeSyRe Runtime Support for Fault-Tolerant Embedded MPSoCs

  • 2014 IEEE International Symposium on Parallel and Distributed Processing with Applications
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

Efficient runtime support for embedded MPSoCs

  • 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)
  • 2013
VIEW 2 EXCERPTS
CITES BACKGROUND & RESULTS

Novel Design Methods and a Tool Flow for Unleashing Dynamic Reconfiguration

  • 2012 IEEE 15th International Conference on Computational Science and Engineering
  • 2012
VIEW 1 EXCERPT
CITES METHODS

On the automatic integration of hardware accelerators into FPGA-based embedded systems

  • 22nd International Conference on Field Programmable Logic and Applications (FPL)
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 14 REFERENCES

Bertels . Using multi - objective design space exploration to enable run - time resource management for reconfigurable architectures

V. Sima G. Mariani, V. Zaccaria, C. Silvano, K.
  • Design , Automation Test in Europe Conference Exhibition ( DATE )
  • 2012

Design and implementation of video image edge detection system based on FPGA

  • 2010 3rd International Congress on Image and Signal Processing
  • 2010
VIEW 1 EXCERPT

High performance reconfigurable multi-processor-based computing on FPGAs

  • 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)
  • 2010
VIEW 1 EXCERPT