Automatic generation of synthetic sequential benchmark circuits

@article{Hutton2002AutomaticGO,
  title={Automatic generation of synthetic sequential benchmark circuits},
  author={Mike Hutton and Jonathan Rose and Derek G. Corneil},
  journal={IEEE Trans. on CAD of Integrated Circuits and Systems},
  year={2002},
  volume={21},
  pages={928-940}
}
The design of programmable logic architectures and supporting computer-aided design tools fundamentally requires both a good understanding of the combinatorial nature of netlist graphs and sufficient quantities of realistic examples to evaluate or benchmark the results. In this paper, the authors investigate these two issues. They introduce an abstract model for describing sequential circuits and a collection of statistical parameters for better understanding the nature of circuits. Based upon… CONTINUE READING
Highly Cited
This paper has 35 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 27 extracted citations

Generation of Synthetic Floating-Point benchmark circuits

2009 IEEE International Symposium on Parallel & Distributed Processing • 2009
View 5 Excerpts
Highly Influenced

Optimising simulation data structures for the Xeon Phi

2016 International Conference on High Performance Computing & Simulation (HPCS) • 2016
View 1 Excerpt

Modeling Large Scale Circuits Using Massively Parallel Discrete-Event Simulation

2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems • 2012
View 1 Excerpt

Initialization for synchronous sequential circuits based on chaotic particle swarm optimization

2010 International Conference on Machine Learning and Cybernetics • 2010
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 28 references

A Method for Generation Random Circuits and Its Application to Routability Measurement

Fourth International ACM Symposium on Field-Programmable Gate Arrays • 1996
View 7 Excerpts
Highly Influenced

PartGen: a generator of very large circuits to benchmark thepartitioning of FPGAs

IEEE Trans. on CAD of Integrated Circuits and Systems • 2000
View 4 Excerpts
Highly Influenced

Characterization and generation of digital benchmark circuits

M. D. Hutton
Ph.D., Univ. Toronto, Toronto, Canada, 1997. • 1997
View 6 Excerpts
Highly Influenced

Placement and average interconnection lengths of computer logic,”IEEE

W. E. Donath
Trans. Comput. , vol • 1979
View 4 Excerpts
Highly Influenced

Generating synthetic benchmark circuits for evaluating CAD tools

IEEE Trans. on CAD of Integrated Circuits and Systems • 2000
View 1 Excerpt

Similar Papers

Loading similar papers…