Automatic generation of parallel CRC circuits

  title={Automatic generation of parallel CRC circuits},
  author={Michael Sprachmann},
  journal={IEEE Design & Test of Computers},
A parallel CRC circuit simultaneously processes multiple data bits. A generic VHDL description of parallel CRC circuits lets designers synthesize CRC circuits for any generator polynomial or required amount of parallelism. 
Highly Cited
This paper has 38 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 30 extracted citations

A Novel Programmable Parallel CRC Circuit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2011
View 10 Excerpts
Highly Influenced

A BDD-Based Approach to Constructing LFSRs for Parallel CRC Encoding

2012 IEEE 42nd International Symposium on Multiple-Valued Logic • 2012
View 5 Excerpts
Highly Influenced

High-speed CRC computations using improved state-space transformations

2009 IEEE International Conference on Electro/Information Technology • 2009
View 4 Excerpts
Highly Influenced

Performance analysis of low power and high speed 16-Bit CRC Generator using GDI technique

2016 3rd International Conference on Advanced Computing and Communication Systems (ICACCS) • 2016

A multi polynomial CRC circuit for LTE-Advanced communication standard

2015 7th Computer Science and Electronic Engineering Conference (CEEC) • 2015
View 3 Excerpts


Publications referenced by this paper.
Showing 1-10 of 10 references

The designer's guide to VHDL, 2nd Edition

The Morgan Kaufmann series in systems on silicon • 2002

High Level Synthesis of ASICs Under Timing and Synchronization Constraints, Kluwer Academic Publishers

D. C. Ku, G. De Micheli
Dordrecht, the Netherlands, • 1992

Gaitonde, “A Tutorial on CRC Computations,

S.S.T.V. Ramabadran
IEEE Micro, • 1988

Cassa, “Parallel CRC Lets Many Lines Use One Circuit,

T.J.A.K. Pandeya
Computer Design, • 1975

Similar Papers

Loading similar papers…