Automatic generation of hardware design properties from simulation traces

@article{Mandouh2012AutomaticGO,
  title={Automatic generation of hardware design properties from simulation traces},
  author={Eman El Mandouh and Amr G. Wassal},
  journal={2012 IEEE International Symposium on Circuits and Systems},
  year={2012},
  pages={2317-2320}
}
This paper studies the problem of automatic assertion extraction from simulation traces. Previous approaches to the assertion generation problem have focused on a single aspect of automatic assertion extractions, and have yielded often unfavorable results. We propose a framework that combines searching for known assertion via templates with frequent and sequential patterns mining, while constraining the search by some knowledge about the design. These constraints can be automatically extracted… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-9 of 9 extracted citations

RTL level trace signal selection and coverage estimation during post-silicon validation

2017 IEEE International High Level Design Validation and Test Workshop (HLDVT) • 2017
View 1 Excerpt

GLAsT: Learning formal grammars to translate natural language specifications into hardware assertions

2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) • 2016
View 1 Excerpt

Topaz: Mining high-level safety properties from logic simulation traces

2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) • 2016
View 3 Excerpts

New methodology for digital design properties extraction from simulation traces

2015 Tenth International Conference on Computer Engineering & Systems (ICCES) • 2015

References

Publications referenced by this paper.
Showing 1-10 of 14 references

GoldMine: Automatic assertion generation using data mining and static analysis

2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) • 2010
View 2 Excerpts

Li.C Wang,“Automatic assertion extraction via sequential data mining of simulation traces.

P. H Chang
Proceedings of the 15th Asia South Pacific Design Automation Conference, • 2010
View 1 Excerpt

Seshia,“Scalable specification mining for verification and diagnosis.

W. Li, A. Forin, A S.
In Proceedings of the Design Automation Conference • 2010
View 1 Excerpt

Automatic generation of complex properties for hardware designs ”

D. Sheridan S. Vasudevan, S. Patel, D. Tcheng, B. Tuohy, D. Johnson
Proc . of the Conf . on Design , Automation and Test in Europe • 2008

HardWare Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring”,Springer Science and Bussiness Media B.V,2008

M. Boulé, Z. Zilic, ”Generating
2008

and S

F. Rogin, T. Klotz, G. Fey, R. Drechsler
R ̈ulke, “Automatic generation of complex properties for hardware designs”, in Proc. of the Conf. on Design, Automation and Test in Europe. New York, NY, USA: ACM • 2008
View 1 Excerpt

Bertacco,”Verification through the Principle of Least Astonishment

V. B. Isaksen
In IEEE/ACM International Conference on Computer- Aided Design”, • 2006
View 1 Excerpt

Isaksen and V . Bertacco , ” Verification through the Principle of Least Astonishment

T. Klotz F. Rogin, G. Fey, R. Drechsler, S. R ̈ ulke
IEEE / ACM International Conference on Computer - Aided Design ” • 2006

Ernst,”Efficient Algorithms for Dynamic Detection of Likely Invariants

J. H Perkins, M.D
Proc. ACM SIGSOFT Symposium on the Foundations of Software Engineering, • 2004
View 1 Excerpt

Similar Papers

Loading similar papers…