Corpus ID: 18302587

Automatic Generation of Fault Tolerant VHDL Designs in RTL

@inproceedings{Entrena2001AutomaticGO,
  title={Automatic Generation of Fault Tolerant VHDL Designs in RTL},
  author={Luis Entrena and Celia López and Emilio Ol{\'i}as},
  year={2001}
}
Fault Tolerance (F-T) is an important issue in electronic devices. Detecting and even correcting internal faults during normal operation makes possible the usage of these circuits in critical applications. F-T has been taken into account for many years during design process of these applications, but it has not obtained any profit of latest advances in automatic CAD tools that optimise the design process. Therefore, inserting fault tolerant structures into a circuit has been considered as an… Expand

Figures from this paper

Tool for Customizing Fault Tolerance in a System
There are numerous real time & operation critical systems in which the failure of the system is unacceptable at any stage of processing. Fault detection and even correction of internal faults duringExpand
Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits
TLDR
This work proposes an approach to automate the implementation, optimization, and verification of TMR circuits in commercial technologies and shows the area and performance overhead for the different TMR implementations and the efficiency of the verification process with different logic optimization and performance optimizations. Expand
Automated design flow for applying triple modular redundancy in complex semi-custom digital integrated circuits
TLDR
This work uses a structured netlist to implement automatically TMR circuits at different granularity levels of redundancy for cell-based and field-programmable gate array (FPGA) designs and verification of the implemented TMR circuit is based on equivalence checking, and guarantees its correct functionality and its fault-tolerant capability against soft errors. Expand
A Survey on Fault Injection Techniques
TLDR
A survey on fault injection techniques with comparison of the different injection techniques and an overview on the different tools is presented. Expand
Fault attacks, injection techniques and tools for simulation
  • R. Piscitelli, S. Bhasin, F. Regazzoni
  • Engineering, Computer Science
  • 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
  • 2015
TLDR
This work surveys existing fault attacks and techniques for injecting faults, and analyzes the suitability of existing electronic design automaton commodities for estimating resistance against fault attacks to develop a complete framework for asserting fault attack robustness. Expand
High-Level Models for Transformation- Oriented Design of Hardware and Embedded Systems
TLDR
This work presents a reuse evolution model for domain component design at a higher abstraction level to support the transformation-oriented approaches and analyzes high-level modeling and metaprogramming techniques for supporting transformations based on domain variability models. Expand
Learning-based Testing for Automotive Embedded Systems
This thesis concerns applications of learning-based testing (LBT) in the automotive domain. In this domain, LBT is an attractive testing solution, since it offers a highly automated technology toExpand
On the Application of Meta-Design Techniques in Hardware Design Domain
TLDR
This paper describes and evaluates the implementation of meta-design in hardware design domain using object-oriented and meta-programming techniques. Expand
VARIABILITY–ORIENTED EMBEDDED COMPONENT DESIGN FOR AMBIENT INTELLIGENCE
TLDR
This paper proposes a design framework based on the systematic domain analysis methods, well-proven domain models, well -documented design processes, UML-based object-oriented specification, meta-programming-based representation of variability within generic embedded components, and automatic domain code generation and demonstrates validity of this approach for two domains of application: communication control and fault-tolerance. Expand
FPGA based design of the railway's interlocking equipments
  • R. Dobias, H. Kubatova
  • Computer Science
  • Euromicro Symposium on Digital System Design, 2004. DSD 2004.
  • 2004
TLDR
The architecture of a safety system of the railway's interlocking equipment, which has been developed for Czech railways, based on FPGA blocks and has to fulfill the requirements for a fault tolerant system with a fail-safe function, is described. Expand

References

SHOWING 1-10 OF 12 REFERENCES
On-Line Testing for VLSI—A Compendium of Approaches
TLDR
An overview of a comprehensive collection of on-line testing techniques for VLSI, avoiding complex fail-safe interfaces using discrete components; radiation hardened designs, avoiding expensive fabrication process such as SOI, etc. Expand
Book Review: Design and Analysis of Fault-Tolerant Digital Systems
Design and Analysis ofFault-Tolerant Digital Systems: B. W. JOHNSON (Addison Wesley, 1989,577 pp., £41.35) The book provides an introduction to the important aspects of designing fault-tolerantExpand
Achieving fault secureness in parity prediction arithmetic operators: general conditions and implementations
Parity prediction arithmetic operator schemes have the advantage that they are compatible with data paths and memory systems checked by parity codes. Nevertheless, the basic drawback of these schemesExpand
The advanced intermediate representation with extensibility/common environment (AIRE/CE)
  • J. Willis, G. D. Peterson, S. Gregor
  • Computer Science
  • Proceedings of the IEEE 1998 National Aerospace and Electronics Conference. NAECON 1998. Celebrating 50 Years (Cat. No.98CH36185)
  • 1998
TLDR
The Advanced Intermediate Representation with Extensibility/Common Environment, AIRE/CE, addresses pressures by providing fundamentally new capability to both integrate state-of-the-art tool components into a program's design now and exchange partially compiled hardware/system designs. Expand
12 Draft Standard For VHDL Register Transfer Level Synthesis
  • IEEE P1076.6/D1
  • 1998
Fault Tolerant VHDL Architectures For Space Applications
  • VHDL Users Forum in Europe Proceedings
  • 1997
Advanced Intermediate Representation with Extensibility (AIRE)
  • Proceedings of the Fall 1996 VHDL International User's Forum
  • 1996
Newshutz. “Advanced Intermediate Representation with Extensibilit y (AIRE)
  • Proceedings of the Fall 1996 VHDL International User’s Forum
  • 1996
Tutorial: fault-tolerant computing
...
1
2
...