• Corpus ID: 195584441

Automatic Conversion from Flip-flop to 3-phase Latch-based Designs

  title={Automatic Conversion from Flip-flop to 3-phase Latch-based Designs},
  author={Huimei Cheng and Yichen Gu and Peter A. Beerel},
Latch-based designs have many benefits over their flip-flop based counterparts but have limited use partially because most RTL specifications are flop-centric and automatic conversion of FF to latch-based designs is challenging. Conventional conversion algorithms target master-slave latch-based designs with two non-overlapping clocks. This paper presents a novel automated design flow that converts flip-flop to 3-phase latch-based designs. The resulting circuits have the same performance as the… 

Figures and Tables from this paper

Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs

This paper presents an automatic flow for converting arbitrarily-complex single-clock-domain FF-based RTL designs to efficient 3-phase latch-based designs with reduced number of required latches, saving both register and clock-tree power.



Timing optimization by replacing flip-flops to latches

A new timing optimization algorithm for ASIC is described by replacing flip-flops to latches without changing the functionality of the circuits by minimizing the impact of clock skew and jitter.

Low power latch based design with smart retiming

With a new retiming strategy, the optimum operating condition is identified for both the latch based design and the mixed design, where the maximum time borrowing or performance enhancement can be obtained.

Multi-Bit Pulsed-Latch Based Low Power Synchronous Circuit Design

Low power multi-bit pulsed-latches are proposed to construct pipeline stages in synchronous digital circuits to reduce the power consumption and the layout area as compared to the flip-flop based designs.

The Advantages of Latch-Based Design Under Process Variation

It is demonstrated that manufacturing a latch-based design will result in 4 times fewer failures than the equivalent design using registers, and of the problem of how to schedule the clocks of latches to further maximize the yield.

Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through

  • Jin-Fa Lin
  • Engineering
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
The proposed design successfully solves the long discharging path problem in conventional explicit type pulse-triggered FF (P-FF) designs and achieves better speed and power performance.

Combinational profiles of sequential benchmark circuits

A set of 31 digital sequential circuits described at the gate level is presented. These circuits extend the size and complexity of the ISCAS'85 set of combinational circuits and can serve as

Automatic Retiming of Two-Phase Latch-Based Resilient Circuits

This paper proposes two alternatives to reduce the overhead in two-phase latch-based resilient circuits by using a new resiliency-aware graph-based approach to solve the retiming problem and uses a virtual resynthesis library to enable commercial synthesis tools to recognize the EDL overhead and optimize total area during retimed.

Statistical time borrowing for pulsed-latch circuit designs

An allocation algorithm called SPWA as well as an algorithm to compute timing yield is proposed, which reduced the clock period of pulsed-latch circuits by 12.2% and 11.7% when the yield constraint Yc is 0.85 and 0.95.

Optimal Clocking of Synchronous Systems

A new timing model of synchronous digital circuits which is general enough to handle arbitrary multi-phase clocking; complete, in the sense that it captmes signal propagation along short as well as long paths in the logic; extensible to make it relatively easy to incorporate "complex" latching structures.

Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design

This book discusses how to improve performance through Microarchitecture, controlling Uncertainty in High Frequency Designs, and increasing Circuit Performance through Statistical Design Techniques.