Asynchronous Design—Part 1: Overview and Recent Advances

@article{Nowick2015AsynchronousD1,
  title={Asynchronous Design—Part 1: Overview and Recent Advances},
  author={Steven M. Nowick and Montek Singh},
  journal={IEEE Design \& Test},
  year={2015},
  volume={32},
  pages={5-18}
}
An asynchronous design paradigm is capable of addressing the impact of increased process variability, power and thermal bottlenecks, high fault rates, aging, and scalability issues prevalent in emerging densely packed integrated circuits. The first part of the two-part article on asynchronous design presents a chronicle of past and recent commercial advances, as well as technical foundations, and highlights the enabling role of asynchronous design in two application areas: GALS systems and… 

Figures from this paper

Null convention logic (NCL) based asynchronous design — fundamentals and recent advances
TLDR
This paper presents a comprehensive introduction to the NCL design approach, from fundamentals to recent advances, and automated design flows for NCL circuits are also discussed.
Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Networks-on-Chip
TLDR
A novel design point is presented (i.e., a switch architecture and a hierarchical synthesis toolflow for network assembly) for on-chip asynchronous communication, combining design flexibility with small footprint and cost effectiveness.
Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC
TLDR
The developed design flow for the synthesis of asynchronous bundled-data pipelines is based on common synthesis tools and, therefore, enables high compatibility with synchronous designs and a low barrier to entry.
An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart
TLDR
An asynchronous high-performance low-power 5-port network-on-chip (NoC) router is introduced, and is compared to an AMD synchronous router, in a realistic advanced 14nm FinFET library, the first such comparison, to the best of the authors' knowledge, using a real synchronous routers baseline already fabricated in several commercial products.
Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs
TLDR
A systematic CAD methodology to synthesize efficiently bundled-data asynchronous circuits on commercial FPGAs, achieving a two-fold goal for the target implementation: robustness and high performance is proposed.
Asynchronous Circuit Designs for the Internet of Everything: A Methodology for Ultralow-Power Circuits with GALS Architecture
TLDR
This article describes the fundamentals of asynchronous circuit design; details specific methodologies with practical examples of low-power, asynchronous circuits; and offers clear guidelines that differentiate the usefulness of an asynchronous circuit compared to a synchronous one according to different application needs.
Criticality and Sensitivity Analysis for Incremental Performance Optimization of Asynchronous Pipelines
  • Chun-Hong Shih, J. H. Jiang
  • Computer Science
    2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
  • 2017
TLDR
This paper investigates the performance criticality and sensitivity of asynchronous pipelines, and proposes incremental SPA for iterative optimization with buffer insertion to reduce pipeline cycle time to a level not achievable by prior methods while inserting significantly fewer buffers.
An Applicable Method of Clock Replacing with BBD Asynchronous Circuit
TLDR
A clock replacement method that converts a synchronous circuit into the corresponding asynchronous type which follows the BBD protocol is presented, and the key delay matching is discussed in detail.
From Latency-Insensitive Design to Communication-Based System-Level Design
  • L. Carloni
  • Computer Science
    Proceedings of the IEEE
  • 2015
TLDR
This paper overviews the principles and practice of LID, offers a retrospective on related research over the past decade, and looks ahead in proposing the protocols and shells paradigm as the foundation to bridge the gap between system-level and logic/physical design, a requisite to cope with the complexity of engineering future SoC platforms.
Optimized Design of an LSSD Scan Cell
TLDR
The goal of this brief is to present an open design of an optimized single-latch L SSD cell, which has better tradeoffs between propagation delay, power, energy, and silicon area than the original LSSD design, thus reducing the cost for testing latch-based designs.
...
...

References

SHOWING 1-10 OF 68 REFERENCES
High-Performance Asynchronous Pipelines: An Overview
TLDR
This tutorial provides an overview of the best-in-class asynchronous pipelining methods that can be used to fully exploit the advantages of this design style, covering both static and dynamic logic implementations.
A fully-asynchronous low-power framework for GALS NoC integration
TLDR
The design of a low-power asynchronous Network-on-Chip which is implemented in a bottom-up approach using optimized hard-macros and achieves a 550Mflit/s throughput on silicon, and exhibits 86% power reduction compared to an equivalent synchronous NoC version.
Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook
TLDR
A pragmatic survey on the state of the art in GALS architectural techniques, design flows, and applications and several industrial inventions and changes in methodology, tools, and design flow that would improve GALS-based integration of IP blocks are provided.
A Survey and Taxonomy of GALS Design Styles
TLDR
A GALS approach can facilitate fast block reuse by providing wrapper circuits to handle interblock communication across clock domain boundaries, and may also achieve power savings by clocking different blocks at their minimum speeds.
Robust interfaces for mixed-timing systems
  • T. Chelcea, S. Nowick
  • Computer Science
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2004
TLDR
This paper presents several low-latency mixed-timing FIFO (first-in-first-out) interfaces designs that interface systems on a chip working at different speeds and initial simulations for both latency and throughput are promising.
Highly pipelined asynchronous FPGAs
TLDR
A very fine-grain pipelined logic block and routing interconnect architecture is described, and it is shown how asynchronous logic can efficiently take advantage of this large amount of pipelining.
Multisynchronous and Fully Asynchronous NoCs for GALS Architectures
TLDR
Two approaches are described to implementing a distributed NoC in a GALS environment to address the difficulty of distributing a synchronous clock signal on the entire chip area.
Practical design of globally-asynchronous locally-synchronous systems
  • J. Muttersbach, T. Villiger, W. Fichtner
  • Computer Science
    Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)
  • 2000
TLDR
This paper describes a complete design methodology for a globally asynchronous on-chip communication network connecting both locally-synchronous and asynchronous modules and confirmed the validity of the concept by applying it to an ASIC design implementing the Safer crypto-algorithm.
Speculative completion for the design of high-performance asynchronous dynamic adders
TLDR
This paper presents an in-depth case study in high-performance asynchronous adder design that uses single-rail bundled datapaths but also allows early completion, and introduces five new dynamic designs for Brent-Kung and Carry-Bypass adders.
Generalized latency-insensitive systems for single-clock and multi-clock architectures
  • Montek Singh, M. Theobald
  • Computer Science
    Proceedings Design, Automation and Test in Europe Conference and Exhibition
  • 2004
TLDR
It is shown that significant extensions are needed to make latency-insensitive systems useful for the practical design of large-scale SoC's, and three extensions are proposed that have the potential for improved throughput, reduced power consumption, and greater flexibility in design.
...
...