Asymmetric halo CMOSFET to reduce static power dissipation with improved performance

  title={Asymmetric halo CMOSFET to reduce static power dissipation with improved performance},
  author={Aditya Bansal and Kaushik Roy},
  journal={2005 IEEE International Symposium on Circuits and Systems},
  pages={1-4 Vol. 1}
In this paper, we show the benefits of using asymmetric halo (AH, different source, and drainside halo doping concentrations) MOSFETs over conventional symmetric halo (SH) MOSFETs to reduce static leakage in sub-50-nm CMOS circuits. Device doping profiles have been optimized to achieve minimum leakage at iso on-current. Results show a 61% reduction in static leakage in AH nMOS transistor and a 90% reduction in static leakage in AH pMOS transistor because of reduced band-to-band tunneling… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 14 extracted citations

A study of sub-threshold digital circuits for wireless communication systems

2009 9th International Symposium on Communications and Information Technology • 2009
View 3 Excerpts
Highly Influenced

A dynamic body-biased SRAM with asymmetric halo implant MOSFETs

IEEE/ACM International Symposium on Low Power Electronics and Design • 2011
View 1 Excerpt

Optimal power reduction on wireless OFDM receiver

2010 IEEE Region 8 International Conference on Computational Technologies in Electrical and Electronics Engineering (SIBIRCON) • 2010
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 14 references

Potential Design and Transport Property of 0.1-μm MOSFET with Asymmetric Channel Profile

S. Odanaka, A. Hiroki
IEEE Trans. on Elec. Dev., pages 595-600, 1997. • 1997
View 8 Excerpts
Highly Influenced

Accurate modeling of transistor stacks to effectively reduce total standby leakage in nano-scale CMOS circuits

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) • 2003
View 2 Excerpts

Faster CMOS Inverter Switching Obtained with Channel Engineered Asymmetrical Halo Implanted MOS- FETs

A. Akturk, N. Goldsman, G. Metze
Semi. Dev. Res. Sym., pages 118-221, 2001. • 2001
View 1 Excerpt

MOS CV characterization of ultrathin gate oxide thickness ( 1 . 3 – 1 . 8 nm )

C. H. Choi, J. S. Goo, +7 authors C. H. Diaz
IEEE Electron Device Lett . • 2000

A Qualitative Study on Optimized MOSFET Doping Profiles

M. Stockinger, R. Strasser, R. Plasum, A. Wild, S. Selberherr
SISPAD, pages 77-80, 1998. • 1998
View 1 Excerpt

Fundamentals of Modern VLSI Devices

Y. Taur, T. H. Ning
View 2 Excerpts

Influ - ence of asymmetric / symmetric source / drain region on asymmetry and mismatch of CMOSFETs and circuit performance

T. Miyakawa T. Ohzone, T. Matsuda, T. Yabu, S. Odanka
IEEE Trans . Electron Devices • 1998

Similar Papers

Loading similar papers…