Corpus ID: 15033254

Area and Power Efficient VLSI Architecture for FIR Filter using Asynchronous Multiplier

@inproceedings{Karunakaran2011AreaAP,
  title={Area and Power Efficient VLSI Architecture for FIR Filter using Asynchronous Multiplier},
  author={S. Karunakaran},
  year={2011}
}
  • S. Karunakaran
  • Published 2011
  • Engineering
  • The FIR filter is commonly used in many applications such as communication or multimedia signal processing. In the existing method, the design of FIR filter structure, based on synchronous multiplier such as Wallace tree multiplier design is considered. It leads to fewer throughputs and increase in hardware complexity but there is considerable decrease in power consumption. This paper is focused on the design of an efficient VLSI architecture for asynchronous multiplier based FIR filter design… CONTINUE READING
    6 Citations
    Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters
    • PDF
    Performance of FIR Filter with Wallace Multiplier over FIR filter with Truncated Multiplier
    • 7
    • Highly Influenced
    • PDF
    An asynchronous short word length Delta-Sigma FIR filter for low power DSP

    References

    SHOWING 1-10 OF 17 REFERENCES
    Design of efficient multiplierless FIR filters
    • D. Maskell
    • Mathematics, Computer Science
    • IET Circuits Devices Syst.
    • 2007
    • 26
    • PDF
    A high-speed, programmable, CSD coefficient FIR filter
    • 68
    • PDF
    A Novel VLSI Divide and Conquer Implementation of the Iterative Array Multiplier
    • T. Poonnen, A. Fam
    • Computer Science
    • Fourth International Conference on Information Technology (ITNG'07)
    • 2007
    • 2
    A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach
    • 20
    A high-speed, programmable, CSD coefficient FIR filter
    • 11
    Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors
    • 52
    FIR Variable Digital Filter With Signed Power-of-Two Coefficients
    • 30
    • PDF
    Low-power differential coefficients-based FIR filters using hardware-optimised multipliers
    • 9
    A micropower low-voltage multiplier with reduced spurious switching
    • 55