• Corpus ID: 15033254

Area and Power Efficient VLSI Architecture for FIR Filter using Asynchronous Multiplier

@inproceedings{Karunakaran2011AreaAP,
  title={Area and Power Efficient VLSI Architecture for FIR Filter using Asynchronous Multiplier},
  author={S. Karunakaran},
  year={2011}
}
The FIR filter is commonly used in many applications such as communication or multimedia signal processing. In the existing method, the design of FIR filter structure, based on synchronous multiplier such as Wallace tree multiplier design is considered. It leads to fewer throughputs and increase in hardware complexity but there is considerable decrease in power consumption. This paper is focused on the design of an efficient VLSI architecture for asynchronous multiplier based FIR filter design… 

Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters

TLDR
A Heterogeneous architecture, which composed of four different sub adders to design an adder unit is proposed in order to demonstrate trade-offs between performance parameters i.e. Area, Power and speed.

Performance of FIR Filter with Wallace Multiplier over FIR filter with Truncated Multiplier

TLDR
An efficient verilog HDL has been written, successfully simulated and synthesized in Xilinx and the results shows that proposed design achieves the best delay and power than existing system which uses the concept of truncated multiplier.

An asynchronous short word length Delta-Sigma FIR filter for low power DSP

TLDR
This work explores whether the highly pipelined organization of SWL systems can be exploited to produce usable ultra-low-power asynchronous DSP applications and shows that the filtering performance required by the applications requiring low power such as speech filtering applications can be obtained using ultra low supply SWL NCL operated down to 400mV.

An algorithm to improve the performance of medical signal filter with implementation using arm processor

TLDR
Handling the signal processing activities on an ARM Cortex M4 in its place of employing another difficult Digital Signal Processor has the understandable benefit that an additional processor is not essential, which results in optimized performance in the realized Digital filter.

PERFORMANCE ANALYSIS OF FIR FILTER BASED ON MULTIPLE CONSTANT MULTIPLICATION TECHINIQUE WITH EFFICIENT MULTIPLIER

TLDR
An efficient verilog HDL has been written, successfully simulated and synthesized in Xilinx and the results shows that proposed designs achieve the best area and power than existing system which uses the concept of truncated multiplier.

Estimation of Speed and Area of High Speed Multiplier Designed using Booth-Wallace Unit Add Method

TLDR
This paper presented the efficient implementation of high speed multiplier using Array, Booth, Booth - Wallace (16 bit) method and the performance improvement of the proposed multipliers is validated by implementing a higher order FIR filter.

References

SHOWING 1-10 OF 15 REFERENCES

Design of efficient multiplierless FIR filters

  • D. Maskell
  • Computer Science
    IET Circuits Devices Syst.
  • 2007
TLDR
An algorithm for reducing the hardware complexity of linear phase finite impulse response digital filters that minimise the adder depth in the multiplier block adders (MBAs) is presented and has been successfully applied to filters with up to 500 taps.

A Novel VLSI Divide and Conquer Implementation of the Iterative Array Multiplier

  • T. PoonnenA. Fam
  • Computer Science
    Fourth International Conference on Information Technology (ITNG'07)
  • 2007
TLDR
The VLSI implementation of the proposed parameterized binary multiplier architecture (PBMA), based on an existing parameterized divide and conquer algorithm, is obtained by applying this algorithm to the iterative array multiplier implementation.

A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach

TLDR
The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift-add structure for power-critical applications such as the low-clock-rate (<4 MHz) hearing aids and the application of the proposed multiplier for realizing a digital filter for a hearing aid is given.

A high-speed, programmable, CSD coefficient FIR filter

TLDR
A new high-speed, programmable FIR filter is present, which is a multiplierless filter with CSD encoding coefficients, and a new programmableCSD encoding structure is employed to make CSD coefficients programmable.

Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors

TLDR
Two 128-point 16-bit radix-2 FFT/IFFT processors based on synchronous-logic (sync) and asynchronous- logic (async) for low voltage (1.1-1.4 V) energy-critical low-speed hearing aids are described, with the emphasis is energy efficacy.

FIR Variable Digital Filter With Signed Power-of-Two Coefficients

TLDR
An efficient design procedure is proposed that includes an improved method for handling the quantization of the VDF coefficients for both the min-max and the least-square criteria leading to an optimum quantized solution.

Low-power differential coefficients-based FIR filters using hardware-optimised multipliers

TLDR
A minimal-difference differential coefficients method is presented for low power and high-speed realisation of differential-coefficients-based finite impulse response filters and shows that the number of full adders and the net memory needed to implement the coefficient multipliers can be significantly reduced.

Algorithms and hardware designs for decimal multiplication

TLDR
This dissertation discusses the motivation for decimal computer arithmetic, a brief history of this arithmetic, and relevant software and processor support for a variety of decimal arithmetic functions, and investigates algorithms and hardware support for decimal multiplication, with particular emphasis on DFP multiplication.

A micropower low-voltage multiplier with reduced spurious switching

TLDR
A micropower 16times16-bit multiplier for low-voltage power-critical low speed applications including hearing aids is described and it is shown that this design dissipates ~32% less power, is~20% slower but has ~20% better energy-delay-product (EDP) than conventional 16times 16-bit multipliers.

High-throughput asynchronous datapath with software-controlled voltage scaling

TLDR
The development of a high-performance asynchronous micropipelined datapath that provides robust interfaces across voltage domains, performing appropriate voltage level conversions and operating between stages with fanout-of-four delays differing by almost two orders of magnitude is described.