Area and Memory Efficient Architectures for 3D Blu-ray-compliant Multimedia Processors

Abstract

A 3D Blu-ray-compliant multimedia processor integrating video decoder, display and graphic engines is presented. To cope with the bandwidth/cost-starved Blu-ray system, this design exploits the time-sharing techniques, leading to 31.3% and 29.1% of area reduction in display and decoder parts. Moreover, a graphic and on-screen-display hardwired handshake… (More)
DOI: 10.1109/ICME.2012.81

Topics

12 Figures and Tables

Cite this paper

@article{Ju2012AreaAM, title={Area and Memory Efficient Architectures for 3D Blu-ray-compliant Multimedia Processors}, author={Chi-Cheng Ju and Tsu-Ming Liu and Yeh-Lin Chu and Chuang-Chi Chiou and Bin-Jung Tsai and Te-Chi Hsiao and Ginny Chen and Pin-Huan Hsu and Chih-Ming Wang and Chun-Chia Chen and Hue-Min Lin and Chia-Yun Cheng and Min-Hao Chiu and Sheng-Jen Wang and Jiun-Yuan Wu and Yuan-Chun Lin and Yung-Chang Chang and Chung-Hung Tsai}, journal={2012 IEEE International Conference on Multimedia and Expo}, year={2012}, pages={776-781} }