Area-Effective and Power-Efficient Fixed-Width Booth Multipliers Using Generalized Probabilistic Estimation Bias

@article{Chen2011AreaEffectiveAP,
  title={Area-Effective and Power-Efficient Fixed-Width Booth Multipliers Using Generalized Probabilistic Estimation Bias},
  author={Yuan-Ho Chen and Chung-Yi Li and Tsin-Yuan Chang},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},
  year={2011},
  volume={1},
  pages={277-288}
}
In this paper, a closed form of compensation function for fixed-width Booth multipliers using generalized probabilistic estimation bias (GPEB) is proposed. Based on the probabilistic estimation from the truncation part, the GPEB circuit can be easily built according to the proposed systematic steps. The GPEB fixed-width multipliers with variable-correction outperform the existing compensation circuits in reducing error. An 8 × 8 GPEB Booth multiplier improves more than 88% on the reduction of… CONTINUE READING
Highly Cited
This paper has 28 citations. REVIEW CITATIONS
20 Citations
22 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 20 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 22 references

Low-error reduced-width Booth multipliers for DSP applications,

  • S. J. Jou, M. H. Tsai, Y. L. Tsao
  • IEEE Trans. Circuits Syst. I,
  • 2003
Highly Influential
7 Excerpts

Similar Papers

Loading similar papers…