Area–Delay–Power Efficient Carry-Select Adder

  title={Area–Delay–Power Efficient Carry-Select Adder},
  author={Basant K. Mohanty and Sujit Kumar Patel},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
In this brief, the logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA are analyzed to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. In the proposed scheme, the carry select (CS) operation is scheduled before the calculation of-final-sum, which is different from the… CONTINUE READING
Highly Cited
This paper has 44 citations. REVIEW CITATIONS
33 Citations
13 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 33 extracted citations


Publications referenced by this paper.
Showing 1-10 of 13 references

and C

  • I.-C. Wey, C.-C. Ho, Y.-S. Lin
  • C. Peng, “An area-efficient carry select adder…
  • 2012
Highly Influential
10 Excerpts

64-bit carry-select adder with reduced area,

  • Y. Kim, L.-S. Kim
  • Electron. Lett., vol. 37,
  • 2001
Highly Influential
4 Excerpts

Sornagopal, “An efficient SQRT architecture of carry select adder design by common Boolean logic,

  • V. S. Manju
  • in Proc. VLSI ICEVENT ,
  • 2013
Highly Influential
6 Excerpts

An area - efficient carry select adder design by sharing the common Boolean logic term

  • I.-C. Wey, C.-C. Ho, Y.-S. Lin, C. C. Peng
  • Proc . IMECS
  • 2012

and J

  • Y. He, C. H. Chang
  • Gu, “An area-efficient 64-bit square root…
  • 2005
3 Excerpts

Similar Papers

Loading similar papers…