Are wires plannable?

Abstract

A simple approach to global wire delays leads to the conclusion that within a few years interconnect is going to demand an overwhelming portion of the chip estate. In addition, memory-to-compute ratio for area is growing very fast. These observations are added to the already considerable set of arguments for breaking radically with traditional silicon… (More)
DOI: 10.1145/368640.368707

Topics

10 Figures and Tables

Slides referencing similar topics