Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems

@article{Mamidi2007ArchitectureSF,
  title={Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems},
  author={Suman Mamidi and Michael J. Schulte and Daniel Iancu and C. John Glossner},
  journal={2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)},
  year={2007},
  pages={320-327}
}
Explicitly multithreaded processors and reconfigurable hardware have individually proven to be useful in the design of wireless communication systems. However, new techniques are needed to satisfy the processing requirements of emerging wireless communication standards, which have high throughput requirements for a wide variety of algorithms. This paper presents an efficient technique for adding reconfigurable functional units, called Polymorphic Hardware Accelerators (PHAs), to multicore… CONTINUE READING

Similar Papers

References

Publications referenced by this paper.

CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Z.A. Ye, A. Moshovos, S. Hauck, P. Banerjee
  • Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)
  • 2000
VIEW 2 EXCERPTS