Architectural-Level Fault Simulation Using Symbolic Data

@inproceedings{Lee1993ArchitecturalLevelFS,
  title={Architectural-Level Fault Simulation Using Symbolic Data},
  author={Jaushin Lee and Elizabeth M. Rudnick and Janak H. Patel},
  year={1993}
}
Architectural-level circuit igormation has been utilized in hierarchical test generation and design for testabilit?; in recent years. Analysis at a high level makes a complete gate-level description of the circuit under test unnecessary. In this paper, we propose a new fault simulation technique which uses architectural-level information. This approach allows us to simulate stuck-at faults in specific modules within the context of the overall design. Gate-level descriptionr of all modules are… CONTINUE READING
Highly Cited
This paper has 19 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

Fast RTL Fault Simulation Using Decision Diagrams and Bitwise Set Operations

2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems • 2011
View 1 Excerpt

Register-transfer level deductive fault simulation using decision diagrams

2010 12th Biennial Baltic Electronics Conference • 2010
View 1 Excerpt

Efficient RT-level fault diagnosis methodology

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) • 2004
View 1 Excerpt

Hierarchical constraint conscious RT-level test generation

Euromicro Symposium on Digital System Design, 2003. Proceedings. • 2003

Impact of high level functional constraints on testability

Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium • 1993

References

Publications referenced by this paper.
Showing 1-10 of 16 references

A

Sept.
Ghosh, S. Devadas, and A. R. Newton, “Sequential test generation at the register-transfer and logic levels,” Proc. 27th ACMIIEEE Design Automation Conf., pp. 580-586, • 1992

S

Feb.
Davidson, “Fault simulation at the architectural level,” Proc. Int. Test Cog., pp. 669-679, • 1992

J

Nov.
Lee and J. H. Patel, “ARTEST: an architectural level test generator for data path faults and control faults,” Proc. lnt. Test Conf., pp. 729-738, • 1991

E

Nov.
M. Rudnick, T. M. Niemann, and J. H. Patel, “Methods for reducing events in sequential circuit fault simulation,” Proc. IEEE Int. Cog. on Computer-Aided Design, pp. 546-549, • 1988

A fast , memoryefficient sequential circuit fault simulator

R. B. Mueller-Thuns, D. Blaauw, J. A. Abraham, J. T. Rahmeh
1984

Similar Papers

Loading similar papers…