Approximate logic synthesis for error tolerant applications

@article{Shin2010ApproximateLS,
  title={Approximate logic synthesis for error tolerant applications},
  author={Doochul Shin and Sandeep K. Gupta},
  journal={2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)},
  year={2010},
  pages={957-960}
}
Error tolerance formally captures the notion that -- for a wide variety of applications including audio, video, graphics, and wireless communications -- a defective chip that produces erroneous values at its outputs may be acceptable, provided the errors are of certain types and their severities are within application-specified thresholds. All previous research on error tolerance has focused on identifying such defective but acceptable chips during post-fabrication testing to improve yield. In… CONTINUE READING
Highly Cited
This paper has 146 citations. REVIEW CITATIONS

From This Paper

Figures, tables, results, and topics from this paper.

Key Quantitative Results

  • Experiment results show that for an error rate threshold within 1%, our approach provides 9.43% literal reductions on average for all the benchmarks that we target.
90 Citations
1 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 90 extracted citations

146 Citations

0102030'12'14'16'18
Citations per Year
Semantic Scholar estimates that this publication has 146 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.

Approximate logic synthesis for error tolerant applications," Technical report, USC-CENG-2009-12

  • D. Shin, S. K. Gupta
  • University of Southern California,
  • 2009
Highly Influential
11 Excerpts

Similar Papers

Loading similar papers…