Approximate computing for biometrie security systems: A case study on iris scanning

@article{Hashemi2018ApproximateCF,
  title={Approximate computing for biometrie security systems: A case study on iris scanning},
  author={S. Hashemi and H. Tann and Francesco Buttafuoco and S. Reda},
  journal={2018 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  year={2018},
  pages={319-324}
}
  • S. Hashemi, H. Tann, +1 author S. Reda
  • Published 2018
  • Computer Science
  • 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Exploiting the error resilience of emerging data-rich applications, approximate computing promotes the introduction of small amount of inaccuracy into computing systems to achieve significant reduction in computing resources such as power, design area, runtime or energy. Successful applications for approximate computing have been demonstrated in the areas of machine learning, image processing and computer vision. In this paper we make the case for a new direction for approximate computing in… Expand
A Resource-Efficient Embedded Iris Recognition System Using Fully Convolutional Networks
TLDR
A resource-efficient, end-to-end iris recognition flow, which consists of FCN-based segmentation and a contour fitting module, followed by Daugman normalization and encoding, and a novel dynamic fixed-point accelerator, which fully demonstrate the SW/HW co-design realization of the flow on an embedded FPGA platform. Expand
Hardware Acceleration of Image Processing Algorithms on Low-Power Embedded Platforms
TLDR
The implementation of two main algorithms based on hardwaresoftware co-design to identify some features from particular images using Gradient Based Local Search and GradientBased Cross-Spectral Stereo Matching. Expand
IMACS: A Framework for Performance Evaluation of Image Approximation in a Closed-loop System
TLDR
This work proposes a framework - for both software-in-the-loop (SiL) and hardware-in theloop (HiL) simulation - for performance evaluation of image approximation on a closed-loop automotive IBC system (IMACS) and shows the effectiveness of the framework using a vision-based lateral control example. Expand
Approximation Trade Offs in an Image-Based Control System
TLDR
This work identifies the error resilient stages and the corresponding coarse-grained approximation settings for the IBC system, and performs trade off analysis between the QoC, memory utilisation and energy consumption for varying degrees of coarse- grained approximation. Expand
A Time-Domain Computing Accelerated Image Recognition Processor With Efficient Time Encoding and Non-Linear Logic Operation
TLDR
Novel time-domain circuit techniques are presented, including a double-encoding strategy, bit-scalable design that accelerates the performance compared with previous linear coding, and shared time generator (TG) with variation-aware design technique which significantly improves the error tolerance of TC. Expand
Approximation-Aware Design of an Image-Based Control System
TLDR
This work proposes an approximation-aware design approach for optimizing the energy, memory and performance of an IBC system, making it suitable for embedded implementation and designs an optimal approximation- aware controller that models the approximation error as sensor noise and shows QoC improvements. Expand
Approximate radix-8 Booth multiplier for low power and high speed applications
TLDR
Three approximate radix-8 Booth multipliers are proposed in this paper to explore the advantages of approximate computing, designed by using two proposed approximate Booth encoders for the generation of approximate partial products. Expand
Hardware-Software Co-design of Resource-Efficient Deep Neural Networks
TLDR
Design methodologies to reduce the hardware complexities of DNN models and propose light-weight approximate accelerators that can efficiently process these models are introduced. Expand
Synthesis of approximate circuits for LUT-based FPGAs
  • Z. Vasícek
  • Computer Science
  • 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
  • 2021
TLDR
This work presents an iterative design method for automated synthesis of elementary approximate components natively optimized for usage in LUT-based FPGAs, and synthesized various approximate adders and multipliers using Verilog netlists consisting of 4, 5 and 6-input LUTs. Expand
Approximate Logic Synthesis: A Survey
TLDR
This work reviews methods devised to synthesize approximate circuits, given their exact functionality and an approximability threshold, and summarizes strategies for evaluating the error that circuit simplification can induce on the output, which guides synthesis techniques in choosing the circuit transformations that lead to a given amount of induced error. Expand
...
1
2
...

References

SHOWING 1-10 OF 15 REFERENCES
How iris recognition works
  • J. Daugman
  • Computer Science
  • IEEE Transactions on Circuits and Systems for Video Technology
  • 2004
Algorithms developed by the author for recognizing persons by their iris patterns have now been tested in many field and laboratory trials, producing no false matches in several million comparisonExpand
DRUM: A Dynamic Range Unbiased Multiplier for approximate applications
TLDR
This paper designs a novel approximate multiplier to have an unbiased error distribution, which leads to lower computational errors in real applications because errors cancel each other out, rather than accumulate, as the multiplier is used repeatedly for a computation. Expand
Towards full-system energy-accuracy tradeoffs: A case study of an approximate smart camera system?
TLDR
This paper proposes a systematic methodology to perform joint approximations across different subsystems, leading to significant energy benefits compared to approximating individual subsystems in isolation, and uses the example of a smart camera system that executes various computer vision and image processing applications to illustrate how the sensing, memory, and processing subsystems can all be approximated synergistically. Expand
Hardware-software co-design of an iris recognition algorithm
TLDR
Experimental results show that with a clock speed of 40 MHz, an IrisCode is obtained in less than 523 ms from an image of 640x480 pixels, which is just 20% of the total time needed by a software solution running on the same microprocessor embedded in the architecture. Expand
Automated High-Level Generation of Low-Power Approximate Computing Circuits
TLDR
This article provides an expanded and improved treatment of the ABACUS methodology, which aims to automatically generate approximate designs directly from their behavioral register-transfer level (RTL) descriptions, enabling a wider range of possible approximations. Expand
Real Time Iris Segmentation on FPGA
TLDR
A real time FPGA-based iris segmentation system that implements the Canny edge detection algorithm and a circle search to detect an iris in an image or video frame is presented. Expand
Fast algorithm and application of Hough transform in iris segmentation
TLDR
Hough transform algorithm is introduced and is adopted in iris segmentation and a modified fast algorithm is presented to solving low speed of Hough transform. Expand
Resistive configurable associative memory for approximate computing
TLDR
A resistive configurable associative memory (ReCAM) that enables selective approximation and asymmetric voltage overscaling to manage delivered efficiency and reduce energy. Expand
High-level synthesis of approximate hardware under joint precision and voltage scaling
TLDR
This paper presents an approximate high-level synthesis approach that outputs a quality-energy optimized register-transfer-level implementation from an accurate high- level C description by combining an optimization pass that estimates the scheduling impact of approximations with fast yet accurate quality- energy models and an efficient optimization solver to find near-optimal solutions constructively. Expand
SALSA: Systematic logic synthesis of approximate circuits
TLDR
This work proposes SALSA, a Systematic methodology for Automatic Logic Synthesis of Approximate circuits, which encodes the quality constraints using logic functions called Q-functions, and captures the flexibility that they engender as Approximation Don't Cares, which are used for circuit simplification using traditional don't care based optimization techniques. Expand
...
1
2
...