Approaching Speed-of-light Distortionless Communication for On-chip Interconnect

@article{Zhu2007ApproachingSD,
  title={Approaching Speed-of-light Distortionless Communication for On-chip Interconnect},
  author={Haikun Zhu and Rui Shi and Chung-Kuan Cheng and Hongyu Chen},
  journal={2007 Asia and South Pacific Design Automation Conference},
  year={2007},
  pages={684-689}
}
We extend the surfliner on-chip distortionless transmission line scheme and provide more details for the implementation issues. Surfliner seeks to approach distortionless transmission by intentionally adding shunt resistors between the signal line and the ground. In theory if we distributively make the shunt conductance G=RC/L, there is no distortion at the receiver end and the signal propagates at the speed of light. We show the feasibility and advantages of this shunt resistor scheme by a… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 13 CITATIONS

A Closed-Form Analytical Transient Response Model for On-Chip Distortionless Interconnect

  • IEEE Transactions on Electron Devices
  • 2012
VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

High performance on-chip differential signaling using passive compensation for global communication

  • 2009 Asia and South Pacific Design Automation Conference
  • 2009
VIEW 1 EXCERPT
CITES BACKGROUND

On-chip bus signaling using passive compensation

  • 2008 IEEE-EPEP Electrical Performance of Electronic Packaging
  • 2008
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 19 REFERENCES

Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2006
VIEW 1 EXCERPT

On-chip interconnect analysis and evaluation of delay power and bandwidth metrics under different design goals

L. Zhang, H. Chen, C.-K. Cheng
  • Unpublished manuscript.
  • 2006
VIEW 2 EXCERPTS

A novel global interconnect method using nonlinear transmission lines

  • Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
  • 2005
VIEW 1 EXCERPT

Design guideline for resistive termination of on-chip high-speed interconnects

  • Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
  • 2005
VIEW 1 EXCERPT

Global signaling over lossy transmission lines

  • ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.
  • 2005
VIEW 1 EXCERPT

Near speed-of-light on-chip interconnects using pulsed current-mode signalling

  • Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.
  • 2005
VIEW 1 EXCERPT

Nonlinear transmission lines for pulse shaping in silicon

  • IEEE Journal of Solid-State Circuits
  • 2005
VIEW 1 EXCERPT

Performance prediction of on-chip high-throughput global signaling

  • IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005.
  • 2005
VIEW 1 EXCERPT

Wave-pipelined on-chip global interconnect

  • Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
  • 2005
VIEW 1 EXCERPT