Application-specific buffer space allocation for networks-on-chip router design

@inproceedings{Hu2004ApplicationspecificBS,
  title={Application-specific buffer space allocation for networks-on-chip router design},
  author={Jingcao Hu and R. Marculescu},
  booktitle={ICCAD 2004},
  year={2004}
}
  • Jingcao Hu, R. Marculescu
  • Published in ICCAD 2004
  • Computer Science
  • We present a system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs). More precisely, given the traffic characteristics of the target application and the buffering space budget, our algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, to match the communication pattern, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of… CONTINUE READING
    117 Citations

    Topics from this paper

    A buffer-space allocation approach for application-specific Network-on-Chip
    • 10
    Channel allocation for low-power NoC design based on Improved Asymmetric Multi-Channel router
    Router with centralized buffer for network-on-chip
    • 14
    Adaptive Router Architecture for Optimising Quality of Service in Networks-on-Chip
    • A. Ahmadinia, A. Shahrabi
    • Computer Science
    • 2010 10th IEEE International Conference on Computer and Information Technology
    • 2010
    • Highly Influenced
    An Efficient Router Architecture for Network on Chip
    • Highly Influenced
    • PDF
    Congestion mitigation using flexible router architecture for Network-on-Chip
    • 7
    SCARAB: A single cycle adaptive routing and bufferless network
    • 158
    • PDF
    Making-a-stop: A new bufferless routing algorithm for on-chip network
    • 13
    • PDF
    AdNoC: Runtime Adaptive Network-on-Chip Architecture
    • 36
    • PDF

    References

    SHOWING 1-10 OF 21 REFERENCES
    Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures
    • 192
    • PDF
    Bandwidth-constrained mapping of cores onto NoC architectures
    • S. Murali, G. D. Micheli
    • Computer Science
    • Proceedings Design, Automation and Test in Europe Conference and Exhibition
    • 2004
    • 707
    • PDF
    Route packets, not wires: on-chip inteconnection networks
    • 1,388
    • PDF
    A network on chip architecture and design methodology
    • S. Kumar, A. Jantsch, +5 authors A. Hemani
    • Engineering, Computer Science
    • Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
    • 2002
    • 1,270
    • PDF
    A Delay Model for Router Microarchitectures
    • 140
    • PDF
    QNoC: QoS architecture and design process for network on chip
    • 596
    • PDF
    Performance Analysis of Mesh Interconnection Networks with Deterministic Routing
    • 150
    • PDF
    Network on Chip : An architecture for billion transistor era
    • 467
    • PDF
    DyAD - smart routing for networks-on-chip
    • 551
    • PDF