Appears in the 31 st International Symposium on Computer Architecture A First-Order Superscalar Processor Model

A proposed performance model for superscalar processors consists of 1) a component that models the relationship between instructions issued per cycle and the size of the instruction window under ideal conditions, and 2) methods for calculating transient performance penalties due to branch mispredictions, instruction cache misses, and data cache misses… CONTINUE READING