Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments

Abstract

This paper describes an anti-tamper JTAG Tap design which uses SHA256 secure hash and a true random number generator (TRNG) to create a low gate overhead challenge/response based access system for IC test and on-chip internals. The system may be used to enable 1149.1 TAP instructions or may control access to an IEEE P1687 on-chip instrument. The TAP owner (manufacturer of the IC) may then use DRM (Digital Rights Management) based JTAG software to manage which end users have access to the TAP or TAP accessible areas of the IC.

DOI: 10.1109/HST.2010.5513119

Cite this paper

@article{Clark2010AntitamperJT, title={Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments}, author={Christopher J. Clark}, journal={2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)}, year={2010}, pages={19-24} }