Analytical methods for computation of phase-detector characteristics and PLL design
@article{Kuznetsov2011AnalyticalMF, title={Analytical methods for computation of phase-detector characteristics and PLL design}, author={N. Kuznetsov and G. A. Leonov and M. Yuldashev and R. Yuldashev}, journal={ISSCS 2011 - International Symposium on Signals, Circuits and Systems}, year={2011}, pages={1-4} }
An effective analytical methods for computation of phase detector characteristics are suggested. For high-frequency oscillators new classes of such characteristics are described. Approaches to a rigorous nonlinear analysis of PLL are discussed.
16 Citations
Analytical Method for Computation of Phase-Detector Characteristic
- Computer Science
- IEEE Transactions on Circuits and Systems II: Express Briefs
- 2012
- 75
- PDF
Phase-frequency Domain Model of Costas Loop with Mixer Discriminator
- Physics, Computer Science
- ICINCO
- 2013
- PDF
Simulation of phase-locked loops in phase-frequency domain
- Computer Science
- 2012 IV International Congress on Ultra Modern Telecommunications and Control Systems
- 2012
- 6
Nonlinear mathematical models of Costas Loop for general waveform of input signal
- Computer Science
- 2012 IEEE 4th International Conference on Nonlinear Science and Complexity (NSC)
- 2012
- 8
- PDF
Hidden oscillations in SPICE simulation of two-phase Costas loop with non-linear VCO
- Engineering
- 2016
- 23
Tutorial on dynamic analysis of the Costas loop
- Computer Science, Mathematics
- Annu. Rev. Control.
- 2016
- 38
- PDF
References
SHOWING 1-10 OF 30 REFERENCES
Asymptotic Analysis of Phase Control System for Clocks in Multiprocessor Arrays
- Computer Science
- ICINCO
- 2010
- 8
- PDF
Stability and bifurcations of Phase-Locked Loops for Digital Signal Processors
- Computer Science
- Int. J. Bifurc. Chaos
- 2005
- 35
Phase-locked loops: a control centric tutorial
- Computer Science
- Proceedings of the 2002 American Control Conference (IEEE Cat. No.CH37301)
- 2002
- 155
- PDF
Analysis and Design of Computer Architecture Circuits with Controllable Delay Line
- Computer Science
- ICINCO-SPSMC
- 2009
- 11
- PDF