Corpus ID: 237485181

Analytical Process Scheduling Optimization for Heterogeneous Multi-core Systems

@article{Chen2021AnalyticalPS,
  title={Analytical Process Scheduling Optimization for Heterogeneous Multi-core Systems},
  author={Chien-Hao Chen and Ren-Song Tsay},
  journal={ArXiv},
  year={2021},
  volume={abs/2109.04605}
}
In this paper, we propose the first optimum process scheduling algorithm for an increasingly prevalent type of heterogeneous multicore (HEMC) system that combines high-performance big cores and energy-efficient small cores with the same instruction-set architecture (ISA). Existing algorithms are all heuristics-based, and the well-known IPC-driven approach essentially tries to schedule high scaling factor processes on big cores. Our analysis shows that, for optimum solutions, it is also critical… Expand

Figures and Tables from this paper

References

SHOWING 1-10 OF 23 REFERENCES
Scheduling heterogeneous multi-cores through performance impact estimation (PIE)
TLDR
This paper proposes Performance Impact Estimation (PIE) as a mechanism to predict which workload-to-core mapping is likely to provide the best performance and shows that it requires limited hardware support and can improve system performance by an average of 5.5% over recent state-of-the-art scheduling proposals and by 8.7% over a sampling-based scheduling policy. Expand
Energy-Efficient Phase-Aware Scheduling for Heterogeneous Multicore Processors
TLDR
It is demonstrated that significant reduction in energy consumption can be achieved by dynamically adjusting this mapping as application behavior changes with new program phases, and an online scheduler is proposed that re- evaluates the program-to-core assignment when a phase-change of a program occurs, in order to optimize the scheduler for energy consumption. Expand
Phase-Guided Scheduling on Single-ISA Heterogeneous Multicore Processors
TLDR
This work proposes scheduling threads on a heterogeneous multicore processor using not just the detection of a change in program behavior or phase, but instead an identification and recording of these phase behaviors and presents mechanisms that exploit this correlation between program phases and appropriate scheduling decisions. Expand
Fairness-aware scheduling on single-ISA heterogeneous multi-cores
TLDR
Fairness-aware scheduling for single-ISA heterogeneous multi-cores is proposed, and two flavors for doing so are explored: Equal-time scheduling runs each thread or workload on each core type for an equal fraction of the time, whereas equal-progress scheduling strives at getting equal amounts of work done on eachcore type. Expand
Energy-efficient scheduling on heterogeneous multi-core architectures
TLDR
This paper studies the energy-efficient scheduling on Intel's QuickIA heterogeneous prototype platform and demonstrates the energy efficiency of the phase-based scheduling method by comparing it against the statical mapping approach proposed in [5] and the periodic sampling based approach suggested in [11]. Expand
Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems
TLDR
A Heterogeneity-Aware Signature-Supported (HASS) scheduling algorithm that performs this mapping using per-thread architectural signatures, which are compact summaries of threads' architectural properties, is proposed. Expand
Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems
TLDR
This paper proposes an iterative approach bounding the runtime as O(n2/m), for mapping multi-threaded applications on n cores comprising of m core types, and shows that performance improvement can reach 16% under iso-power constraints compared to a random mapping. Expand
Bias scheduling in heterogeneous multi-core architectures
TLDR
This paper implemented bias scheduling over the Linux scheduler on a real system that models microarchitectural differences accurately and found that it can improve system performance significantly, and in proportion to the application bias diversity present in the workload. Expand
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors
TLDR
In a 20-core CMP, the combination of variation-aware application scheduling and LinOpt increases the average throughput by 12-17% and reduces the average ED2 by 30-38% - all relative to using variation- aware scheduling together with a simple extension to Intel's Foxton power management algorithm. Expand
Single-ISA heterogeneous multi-core architectures for multithreaded workload performance
TLDR
This paper examines two single-ISA heterogeneous multi-core architectures in detail, demonstrating dynamic core assignment policies that provide significant performance gains over naive assignment, and even outperform the best static assignment. Expand
...
1
2
3
...