• Corpus ID: 14504167

Analytical Modeling and Reduction of Direct Tunneling Current during Behavioral Synthesis of Nanometer CMOS Circuits

  title={Analytical Modeling and Reduction of Direct Tunneling Current during Behavioral Synthesis of Nanometer CMOS Circuits},
  author={Saraju P. Mohanty and Valmiki Mukherjee and Ramakrishna Velagapudi},
Gate oxide direct tunneling current is the major component of static power dissipation of a CMOS circuit for low-end technology, where the gate dielectric (SiO 2) thickness is very low. This paper presents a novel direct tunneling current reduction method during behavioral synthesis of nanometer CMOS circuits. We provide analytical models to calculate the direct tunneling current and the propagation delay of behavioral level components. We then characterize those components for various gate… 

Figures and Tables from this paper

Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits
  • S. Mohanty, E. Kougianos
  • Engineering
    19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
This paper provides analytical models to describe the tunneling current and propagation delay of behavioral level components considering various physical effects in the absence of foundry data, and introduces a behavioral datapath scheduler that maximizes the utilization of higher gate oxide thickness resources.
Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis
A heuristic algorithm is provided for optimizing allocation and utilization of resources while scheduling operations with the objective of reducing gate leakage using simultaneous scheduling and binding of resources made of transistors of different gate oxide thicknesses.
Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits
A simulated annealing based algorithm for the gate leakage current reduction by simultaneous scheduling, allocation and binding during behavioral synthesis is presented and a cost function that minimizes leakage and area overhead is presented.
Gate leakage current analysis in READ/WRITE/ IDLE states of a SRAM cell
The increasing market demand for ever smaller and application packed portable electronic devices has been fueling the relentless scaling of the CMOS transistor. The ITRS roadmap envisages that high
Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis
  • S. Mohanty, E. Kougianos
  • Physics
    20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
  • 2007
This is the first-ever behavioral synthesis work addressing fluctuation in total power consumption accounting for gate and subthreshold leakage and dynamic power.
Interdependency Study of Process and Design Parameter Scaling for Power Optimization of Nano-CMOS Circuits under Process Variation
In sub-65nm CMOS technology, switching power and gate as well as subthreshold leakage power are the major components of total power dissipation. To achieve power-performance tradeoffs one varies
Optimal design of a dual-oxide nano-CMOS universal level converter for multi-Vdd SoCs
Multiple supply voltage based (Vdd) Systems on Chip (SoCs) allow designers to implement large, complex systems for diverse applications. However, the need for level conversion imposes penalties and
Design techniques of P-Type CMOS circuits for gate-leakage reduction in deep sub-micron ICs
With rapid technology scaling, the proportion of the static power catches up with dynamic power gradually. To decrease leakage power is becoming more and more important in low-power design. Base on
SPICEless RTL design optimization of nanoelectronic digital integrated circuits
This chapter presents HLS methods for leakage-optimal digital integrated circuit design exploration using the “SPICEless” approach, in which the complete HLS flow is performed without use of any electronic design automation (EDA) tool.
Area-power trade-offs for flexible filtering in green radios
How the increased timing slacks obtained by increasing the parallelism can be exploited for overall power reduction even in nanoscale circuits is discussed, and the notion of ‘area efficiency’ and a metric for evaluating it are introduced.


A circuit-level perspective of the optimum gate oxide thickness
A performance constrained minimum power-area optimization is introduced to project the physical gate oxide thickness (t/sub ox/) scaling limit from a circuit-level perspective. The circuit
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
Channel engineering techniques including retrograde well and halo doping are explained as means to manage short-channel effects for continuous scaling of CMOS devices and different circuit techniques to reduce the leakage power consumption are explored.
Gate oxide leakage current analysis and reduction for VLSI circuits
A fast approach to analyze the total leakage power of a large circuit block, considering both I/sub gate/ and subthreshold leakage (I/sub sub/), and proposes the use of pin reordering as a means to reduce I/ sub gate/.
Direct tunneling current model for circuit simulation
This paper presents a compact direct tunneling current model for circuit simulation to predict ultra-thin gate oxide (<2.0 nm) CMOS circuit performance by introducing an explicit surface potential
Minimum supply voltage for bulk Si CMOS GSI
Physical, continuous and smooth MOSFET transregional drain current models that consider high-field effects in scaled devices, and permit trade-offs between saturation drive current and subthreshold leakage current are described and employed to model CMOS circuit performance and power dissipation at low voltages.
Tradeoffs between gate oxide leakage and delay for dual T/sub ox/ circuits
An algorithm for dual Tox assignment is proposed to optimize the total leakage power under delay constraints, and generate a leakage/delay tradeoff curve that achieves an average leakage reduction under 100nm models.
A minimum total power methodology for projecting limits on CMOS GSI
Techniques exploiting datapath parallelism to further scale the supply voltage are shown to offer decreasing reductions in power dissipation with technology scaling.
Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies
  • R. Rao, J. Burns, R.B. Brown
  • Engineering, Computer Science
    ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)
  • 2003
This work focuses on leakage power minimization in light of the growing significance of gate leakage current and re-evaluate the MTCMOS circuit scheme for total leakage minimization.
Gate engineering for deep-submicron CMOS transistors
Gate depletion and boron penetration through thin gate oxide place directly opposing requirements on the gate engineering for advanced MOSFET's. In this paper, several important issues of
Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas
A simple yet realistic MOS model, namely the a-power law MOS model, is introduced to include the carrier velocity saturation effect, which becomes eminent in short-channel MOSFET’s. The model is an