Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device

  title={Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device},
  author={Ying Wang and Xiong-Fei Meng and Pan-Pan Tang and Su-Fen Cui},
  journal={IEEE Transactions on Electron Devices},
In this paper, we propose an analytical model for the variable drift region width (VDRW) silicon-on-insulator lateral double-diffused MOS (SOI LDMOS) device. Using the proposed model, for example, the breakdown voltage 375 V of VDRW SOI LDMOS is obtained with a 18-μm drift region length, while the average value of the surface electric field can reach 20.8 V/μm. A 3-D device simulator, Sentaurus, is used to investigate the performance of the VDRW structure. By analyzing the simulation results… CONTINUE READING


Publications citing this paper.

A Novel Dual-Gate SOI LDMOS with A Source Floating Field Plate

2018 IEEE International Conference on Mechatronics and Automation (ICMA) • 2018
View 7 Excerpts
Highly Influenced


Publications referenced by this paper.
Showing 1-10 of 14 references

High critical electric field of thin silicon film and its realization in SOI high voltage devices

2008 IEEE International Conference on Electron Devices and Solid-State Circuits • 2008
View 3 Excerpts
Highly Influenced

A high figureof-merit SOI MOSFET with a double-sided charge oxide-trench

Y. H. Fan, R. Xiao, +3 authors Z. J. Li
Chin. Phys. Lett., vol. 30, no. 8, p. 088503, 2013. • 2013
View 2 Excerpts
Highly Influenced

A novel SOI lateral power device with gradient buried oxide layer

2014 International Workshop on Junction Technology (IWJT) • 2014
View 1 Excerpt

Mechanism and optimal design of a high-k dielectric conduction enhancement SOI LDMOS

X.-W. Wang
Acta Phys. Sin., vol. 62, no. 23, p. 237301, 2013. • 2013

Novel Low-Resistance Current Path UMOS With High-K Dielectric Pillars

IEEE Transactions on Electron Devices • 2013
View 1 Excerpt

Similar Papers

Loading similar papers…