• Corpus ID: 198988003

Analysis of the effect of NBTI on data flip time dependency on an MTCMOS SRAM

@inproceedings{Anitha2017AnalysisOT,
  title={Analysis of the effect of NBTI on data flip time dependency on an MTCMOS SRAM},
  author={Patibandla Anitha and B. L. Raju},
  year={2017}
}
The predominant restraining factor of the circuits lifespan are Temperature Instability effects like NBTI and PBTI. A regular configuration to evaluate the influence of NBTI on a circuit’s operation is developed relating significant circuit constraints such as the node switching action, variation in supply voltage, temperature etc. The influence of NBTI on Read strength of SRAM cell is analyzed. Due to the NBTI stress, the working of the SRAM is totally affected. The consignment of… 

Figures and Tables from this paper

References

SHOWING 1-10 OF 11 REFERENCES

Impact of NBTI on SRAM read stability and design for reliability

A simple solution to recover the SNM of the SRAM cell using a data flipping technique is proposed and the results simulated on BPTM 70nm and 100nm technology are presented.

Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells

The threshold voltage drifts induced by positive bias temperature instability (PBTI) and negative bias temperature instability (NBTI) weaken nMOS and pMOS, respectively. These long-term aging

Analysis and mitigation of BTI aging in register file: An application driven approach

Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology

A unified approach that directly predicts the change of key transistor parameters under various process and design conditions for both NBTI and CHC effects is presented, and it is demonstrated that the proposed method very well predicts the degradation.

Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement

This paper presents a 9T multi-threshold (MTCMOS) SRAM macro with equalized bitline leakage and a content-addressable-memory-assisted (CAM-assisted) write performance boosting technique for energy

NBTI-Aware Transient Fault Rate Analysis Method for Logic Circuit Based on Probability Voltage Transfer Characteristics

An NBTI-aware statistical analysis method based on probability voltage transfer characteristics is proposed for combinational logic circuit that can acquire accurate fault rates using a discrete probability density function approximation process, thus resolving the computation cost problem of the Monte Carlo simulation method.

Olay : Combat the Signs of Aging with Introspective Reliability Management

This paper presents an intr ospective reliability management system for future chip multipr ocessors (CMPs), Olay, positioned to meet these reliability challenges, and identifies relia bilityaware job assignments that result in CMPs that can perform on average over 20% more useful work before succumbing to failures than those that rely on naive round-robin assignment policies.

Overview of floating-gate devices, circuits, and systems

This collection of papers represents the state-of-the-art within this exciting field and aims to remove something of the exotic " special effect " image of floating-gate devices and to promote floating-Gate circuits to a place as part of the standard engineering repertoire.

Krishnan , Rakesh Vattikonda , Srikanth Krishnan and Yu Cao , Compact Modeling and Simulation of Circuit Reliability for 65 - nm CMOS Technology

  • IEEE Transactions on Device and Materials Reliability
  • 2007

and Sachin S . Sapatnekar , Impact of NBTI on SRAM Read Stability and Design for Reliability

  • Proc . Int . Symp . Quality Electron . Design Pp .
  • 2006