Analysis of forward error correction methods for nanoscale networks-on-chip

@inproceedings{Lehtonen2007AnalysisOF,
  title={Analysis of forward error correction methods for nanoscale networks-on-chip},
  author={T. Lehtonen and P. Liljeberg and J. Plosila},
  booktitle={Nano-Net},
  year={2007}
}
The amount of errors in future nanoscale technologies is expected to increase dramatically when compared to technologies that have line width larger than 90 nm. In nanoscale CMOS circuits fault tolerance is one of the most important design constraints to sustain system reliability at an acceptable level. We analyze different error correcting coding methods for on-chip communication networks of future nanoscale multiprocessor systems. The implemented communication circuits are compared in terms… Expand
Adaptive Error Control Coding at Datalink Layer
TLDR
As technology scales deep into the nanometer regime, on-chip communication becomes more susceptible to increased crosstalk, external radiation and spurious voltage spikes than before, and the number of erroneous bits per flit is expected to increase. Expand
Transient and permanent error management for networks-on-chip
TLDR
This work proposes configurable error control methods to tackle variable transient errors and exploit existing transient error control redundancy for permanent error management, achieving high reliability and low average energy consumption with minor area overhead. Expand
A low latency fault tolerant transmission mechanism for Network-on-Chip
TLDR
This work proposes a transmission mechanism for NoC based on a novel combination of error detection, error correction, and retransmission that can guarantee high reachability of packets and greatly decrease End-to-End retransmissions. Expand
Error control combining Hamming and product codes for energy efficient nanoscale on-chip interconnects
TLDR
An energy efficient error control scheme that combines simple Hamming codes with powerful product codes for deeply scaled on-chip interconnects achieves high reliability while maintaining energy efficiency; further, hardware sharing is introduced to reduce system overhead. Expand
Dual-Layer Adaptive Error Control for Network-on-Chip Links
  • Qiaoyan Yu, P. Ampadu
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2012
TLDR
This work proposes a dual-layer cooperative error control protocol and its hardware-efficient implementation using the concept of product codes and shows the proposed method outperforms previous single-layer fixed and adaptive error control schemes. Expand
Transient Error Correction Coding Scheme for Reliable Low Power Data Link Layer in NoC
TLDR
A novel Transient Error Correction (TEC) coding scheme is proposed for reliable low power data link layer in NoC to attain a high error correction capability with less hardware overhead. Expand
Methods for fault tolerance in networks-on-chip
TLDR
The article at hand reviews the failure mechanisms, fault models, diagnosis techniques, and fault-tolerance methods in on-chip networks, and surveys and summarizes the research of the last ten years. Expand
Design and evaluation of a high throughput robust router for network-on-chip
TLDR
A fault tolerant router design with an adaptive routing algorithm that tolerates faults in the network links and the router components is proposed and can tolerate multiple failures and prove robustness and fault tolerance with negligible impact on the performance. Expand
Solutions to Improve the Reliability of On-Chip Interconnects
TLDR
Noise reduction and error control techniques improve the reliability of on-chip interconnect by correcting errors using retransmission, error control codes and spare wires. Expand
On Hamming Product Codes With Type-II Hybrid ARQ for On-Chip Interconnects
  • Bo Fu, P. Ampadu
  • Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2009
TLDR
In a case study using H.264 video encoder in a network-on-chip environment, the method of combining Hamming product codes with type-II HARQ achieves several orders of magnitude improvement in residual flit error rate. Expand
...
1
2
3
4
...

References

SHOWING 1-8 OF 8 REFERENCES
Error control schemes for on-chip communication links: the energy-reliability tradeoff
TLDR
Redundant bus coding is proved to be an effective technique for trading off energy against reliability, so that the most efficient scheme can be selected to meet predefined reliability requirements in a low signal-to-noise ratio regime. Expand
Coding for system-on-chip networks: a unified framework
TLDR
This paper presents a coding framework derived from a communication-theoretic view of a DSM bus to jointly address power, delay, and reliability, and shows that coding is a better alternative to repeater insertion for delay reduction as it reduces power dissipation at the same time. Expand
Analysis of error recovery schemes for networks on chips
TLDR
This article explores error control mechanisms at the data link and network layers and presents the schemes' architectural details to investigate the energy efficiency, error protection efficiency, and performance impact of various error recovery mechanisms. Expand
A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip
  • H. Zimmer, A. Jantsch
  • Computer Science
  • First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)
  • 2003
TLDR
An estimation method based on a new fault model notation for buses which can represent multiple-wire, multiple-cycle faults and an encoding scheme for four quality-of-service classes is proposed which can be dynamically selected for each packet. Expand
Early evaluation of bus interconnects dependability for system-on-chip designs
TLDR
A distributed bus guardian scheme, where dedicated hardware modules monitor the integrity of the information transmitted over the bus and provide error correction mechanisms is proposed, to enhance the dependability level of the interconnection architecture. Expand
Estimation of delay variations due to random-dopant fluctuations in nanoscale CMOS circuits
TLDR
The proposed semi-analytical estimation methodology is fast and can be used to predict delay distribution in nanoscale CMOS technologies both at the circuit and the device design phase. Expand
Trends and Challenges in VLSI Circuit Reliability
TLDR
The main trends and challenges in circuit reliability are discussed, and evolving techniques for dealing with them are explained. Expand
Algebraic Codes for Data Transmission
1. Introduction 2. Introduction to algebra 3. Linear block codes 4. The arithmetic of Galois fields 5. Cyclic codes 6. Codes based on the Fourier transform 7. Algorithms based on the FourierExpand