Analysis of Subthreshold Leakage Current in IP3 SRAM Bit-Cell under Temperature Variations in Deep-Submicrometer CMOS Technology

@article{Shukla2012AnalysisOS,
  title={Analysis of Subthreshold Leakage Current in IP3 SRAM Bit-Cell under Temperature Variations in Deep-Submicrometer CMOS Technology},
  author={N. Shukla and S. Birla and Saksham Dembla},
  journal={International Journal of Computer Applications},
  year={2012},
  volume={51},
  pages={1-4}
}
In this paper, we present the analysis of subthreshold leakage current with temperature variations in an IP3 SRAM bit-cell. A comparison of subthreshold leakage current of IP3 SRAM bit-cell with conventional 6T, P4 and P3 is performed at elevated temperatures ranging from 0C to 125C. It is observed that subthreshold leakage increases with temperature and also IP3 SRAM bit-cell has the lowest subthreshold leakage variations when compared with conventional 6T , P4 and P3 SRAM bit-cell structures. 

References

SHOWING 1-10 OF 11 REFERENCES
Analysis of Gate Leakage Current in IP3 SRAM Bit-Cell under Temperature Variations in DSM Technology
In this paper, we present the temperature based simulation and analysis of gate leakage current for the proposed low-stress IP3 SRAM bit cell. In CMOS technologies, cache memory occupies a large dieExpand
Leakage Power Reduction Techniques of 55 nm SRAM Cells
TLDR
The results indicate that by using the dynamic VDD and source biasing schemes, greater leakage suppressing capability, although with a higher performance loss, can be obtained. Expand
Characterization of a Novel Low-Power SRAM Bit-Cell Structure at Deep Sub-Micron CMOS Technology for Multimedia Applications
TLDR
The proposed IP3 SRAM Cell has a significant write and read power reduction as compared to the conventional 6 T and PP SRAM cells and overall improved read stability and write ability performances. Expand
Digital Integrated Circuits
TLDR
The properties and definitions of Digital ICS are summarized in the partial table of contents. Expand
Design of ion-implanted MOSFET's with very small physical dimensions
This paper considers the design, fabrication, and characterization of very small MOSFET switching devices suitable for digital integrated circuits using dimensions of the order of 1μ. ScalingExpand
Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions
This paper considers the design, fabrication, and characterization of very small Mosfet switching devices suitable for digital integrated circuits, using dimensions of the order of 1 /spl mu/.Expand
Fundamentals of Modern VLSI Devices
Learn the basic properties and designs of modern VLSI devices, as well as the factors affecting performance, with this thoroughly updated second edition. The first edition has been widely adopted asExpand
Semiconductor device fundamentals
TLDR
Semiconductor Models -- A General Introduction, Field Effect Introduction -- the J-FET and MESFET, and Electrostatics -- Mostly Qualitative Formulation. Expand
MOSFET Modeling with SPICE
  • Englewood Cliffs, NJ: Prentice-Hall, Ch
  • 1997
, and Manisha Pattanaik “ Analysis of Gate Leakage Current in IP 3 SRAM Bit - Cell under Temperature Variations in DSM Technology ”
  • Circuits and Systems , Scientific Research , USA
...
1
2
...