Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions

  title={Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions},
  author={Markus P. J. Mergens and Wolfgang Wilkening and S. Mettler and Hans Wolf and A. Stricker and Wolfgang Fichtner},
  journal={Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396)},
The detailed physical mechanisms specific to 40 V LDMOS power transistors under ESD stress (gate grounded/coupled) are investigated by means of TLP measurements/HBM testing, electron emission microscopy (EMMI) measurements, and 2D device simulations. Inhomogeneous triggering caused by device topology as well as the sustained nonhomogenous current flow due to the unusual electrical behaviour are analyzed in single- and multifinger devices. An existing ESD-MOS compact model is extended according… CONTINUE READING
Highly Cited
This paper has 110 citations. REVIEW CITATIONS
64 Citations
5 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 64 extracted citations

111 Citations

Citations per Year
Semantic Scholar estimates that this publication has 111 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-5 of 5 references

Electrostatic Discharge in Integrated Circuits - Testing and Protection

  • J.R.M. Luchies
  • PhD thesis, Technical University Twente, The…
  • 1995

Vignola (ed.). Smart Power ICs, Technologies, and Applications

  • B. Murari, G.A.F. Bertotti
  • edition, pp.56-60,
  • 1995

Physics of Semiconductor Devices

  • S. M. Sze
  • John Wiley and Sons, Second Edition,
  • 1981

Ionization Rates for Holes and Electrons in Silicon

  • S. L. Miller
  • Physical Review,
  • 1957

Similar Papers

Loading similar papers…