Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits

  title={Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits},
  author={Luigi Dilillo and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Magali Bastian},
  journal={J. Electronic Testing},
In this paper, we present an exhaustive study on the influence of resistive-open defects in pre-charge circuits of SRAM memories. In SRAM memories, the pre-charge circuits operate the pre-charge and equalization at a certain voltage level, in general Vdd, of all the couples of bit lines of the memory array. This action is essential in order to ensure correct read operations. We have analyzed the impact of resistive-opens placed in different locations of these circuits. Each defect studied in… CONTINUE READING


Publications citing this paper.
Showing 1-8 of 8 extracted citations

Analyzing the Impact of SEUs on SRAMs with Resistive-Bridge Defects

2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) • 2016

Analysis of Resistive-Open Defects in SRAM Sense Amplifiers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2009
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 12 references

Dynamic read destructive fault in embedded-SRAMs: analysis and march test solution

Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004. • 2004

Integration of Non-classical Faults in Standard March Tests

D. Niggemeyer, M. Redeker, J. Otterstedt
Records of the Int. Workshop on Memory Technology, Design and Testing • 1998
View 1 Excerpt