Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset

  title={Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset},
  author={Sheng-Jie Lin and Yong-bin Kim and F. Lombardi},
  journal={IEEE Transactions on Device and Materials Reliability},
The occurrence of a single event with a multiple-node upset is likely to increase significantly in nanoscale CMOS due to reduced device size and power supply voltage scaling. This paper presents a comprehensive treatment (model, analysis, and design) for hardening storage elements (memories and latches) against a soft error resulting in a multiple-node upset at 32-nm feature size in CMOS. A novel 13T memory cell configuration is proposed, analyzed, and simulated to show a better tolerance to… Expand
A Novel Scheme for Tolerating Single Event/Multiple Bit Upsets (SEU/MBU) in Non-Volatile Memories
The very high critical charge of some of the proposed NVSRAM cell designs reduces the number of MBU appearing as errors at the outputs of the memory, thus further reducing the error detection hardware required by the proposed scheme. Expand
A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets
A highly reliable radiation hardened by design memory cell (RHD12) using 12 transistors in a 65-nm CMOS commercial technology is proposed, which can fully tolerant the single- event upset occurring on any one of its single nodes but can also tolerant single-event multiple-node upsets in a single memory cell. Expand
Design of Robust Latch for Multiple-Node Upset (MNU) Mitigation in Nanoscale CMOS Technology
A novel radiation hardened latch (RHL) based on the polarity of the radiation-induced voltage pulse (positive or negative pulse) that is capable of tolerating any possible single node upset (SNU) and MNU cases in all considered nodes while manifesting fewer transistors and sensitive nodes is proposed. Expand
Soft Error Hardened Memory Design for Nanoscale Complementary Metal Oxide Semiconductor Technology
From simulations, it is confirmed that the proposed cell has exhibited a sufficient multiple-node upset tolerance capability even under PVT variations, and can provide 100% fault tolerance, which is very useful for memory applications in severe radiation environments. Expand
Design of a novel 12T radiation hardened memory cell tolerant to single event upsets (SEU)
  • Chunyan Hu, S. Yue, Shijin Lu
  • Computer Science
  • 2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)
  • 2017
A novel radiation hardened 12T memory cell (RH-12T) is proposed to address single event upset (SEU) problems in 65nm CMOS technology. It eliminates the possibility of a sensitive “0” storage nodeExpand
A Novel circuit of SRAM Cell Against Single-Event Multiple Effects for 45nm Technology
The simulation results and analysis represent that the proposed SRAM cell exhibits the high robustness against single event multiple effects (SEMEs) and successfully reduced the power consumption and write delay in comparison with the existing radiation-hardened SRAM cells at the cost of circuit complexity. Expand
A Novel circuit of SRAM Cell Against Single-Event Multiple Effects for 45nm Technology
As CMOS technology down sized into double digit nanometer ranges, variations are a serious concern due to uncertainty in devices and interconnect characteristics. The single event upset (SEU) isExpand
A Highly Reliable and Energy Efficient Radiation Hardened 12T SRAM Cell Design
Combining layout-topology, HSPICE post layout simulations and TCAD mixed mode simulation results clearly show that the proposed memory cell effectively tolerates single event upset as well as SEMNU. Expand
Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance
A novel low-complexity (with respect to hardware redundancy in terms of area, delay, and power) radiation hardened (RH) latch is proposed; this latch is based on the dual interlocked storage cell (DICE) and can effectively reduce the number of protected nodes (sensitive nodes), as well as theNumber of transistors, thus reducing circuit overhead. Expand
Design of a Low-Power , High-Performance , and Soft-Error Immune Flip-flop for Nanometer Technologies
As CMOS transistors are scaling down to improve performance, vulnerability of digital logic circuits to soft errors caused by energetic particles are increasing. Flip-flops (FF) are of the mainExpand


Soft-Error Hardening Designs of Nanoscale CMOS Latches
Three hardened latch circuits are proposed; two of these circuits are Schmitt trigger based, while the third one utilizes a cascode configuration in the feedback loop, showing superior performance in terms of power-delay product as well as highest tolerance to soft errors than existing hardened latches. Expand
A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors
The proposed hardened memory cell overcomes the problems associated with the previous design by utilizing novel access and refreshing mechanisms and achieves 55% reduction in power delay product compared to the DICE cell (with 12 transistors) providing a significant improvement in soft error tolerance. Expand
Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS
New techniques for logic circuits and interconnect, for memory, and for clock and power distribution are discussed, and the role of geometrically regular circuits as one promising solution is discussed. Expand
Metastability of CMOS latch/flip-flop
Optimal device size, aspect ratio, and configurations for the design of the metastable hardened CMOS latch/flip-flops are obtained by using the AC small-signal analysis in the frequency domainExpand
Analysis of soft error rate in flip-flops and scannable latches
Soft errors can be induced through radiation sources, with particles of low energy occurring far more frequently than particles of high energy. Therefore, smaller CMOS device are more easily affectedExpand
Basic mechanisms and modeling of single-event upset in digital microelectronics
Physical mechanisms responsible for nondestructive single-event effects in digital microelectronics are reviewed, concentrating on silicon MOS devices and integrated circuits. A brief historicalExpand
Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors
A new principle is proposed for designing low-cost highly robust storage cells and several transistor level implementations to cope with SEUs affecting latches and flip-flops. Expand
Latch Susceptibility to Transient Faults and New Hardening Approach
This paper proposes a low-cost hardened latch that is able to completely filter out TFs affecting its internal feedback nodes while presenting a lower susceptibility to TFs on the other internal nodes, and proposes another version of the latch that improves the robustness of the output node, which can be higher than that of alternative hardened solutions. Expand
Impact of scaling on soft-error rates in commercial microprocessors
The impact of technology scaling and logic design on the /spl alpha/-particle and neutron-induced soft-error rate (SER) of Alpha microprocessors (HP Alpha Development Group, Shrewsbury, MA) has beenExpand
Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit
  • Yoichi Sasaki, K. Namba, Hideo Ito
  • Engineering, Computer Science
  • 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
  • 2006
Construction of soft error masking latches (SEM-latches) capable of masking transient pulses occurring on combinational circuits and experimental results show that the proposed method has higher soft error tolerant capability than the existing methods. Expand