Analysis On Power Gating Circuits Based Low Power VLSI Circuits (BCD Adder)

  title={Analysis On Power Gating Circuits Based Low Power VLSI Circuits (BCD Adder)},
  author={Mandyam-Komar Srinivas and K. V. Daya Sagar},
  journal={Journal of Physics: Conference Series},
Currently, energy consumption in the digital circuit is a key design parameter for emerging mobile products. The principal cause of the power dissipation during idle mode is leakage currents, which are rising dramatically. Sub-threshold leakage is increased by the scaling of threshold voltage when gate current leakage increases because oxide thickness is scaled. With rising demands for mobile devices, leakage energy consumption has received even greater attention. Since a mobile device spends… 
1 Citations
Optimization Of Low Power Digital Vlsi Using High Speed Sram
Today's mobile communication devices are equipped with large-capacity memory in order to accommodate all of their customers' multimedia needs. Providing highbandwidth and low-power memory are the


Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs
The predominating sub threshold leakage current problem can be overcome by techniques like stacking of transistors, power gating, optimal body bias voltage generation at the circuit level thus providing a large range of choices for low-leakage power VLSI designers.
Leakage Power Reduction by Using Sleep Methods
In CMOS circuits, the reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence, static power dissipation. For the most recent CMOS
Analysis of sub threshold leakage reduction techniques in deep sub micron regime for CMOS VLSI circuits
  • R. Anjana, Ajay Kumar Somkuwar
  • Engineering
    2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT)
  • 2013
Leakage power dissipation has become major portion of total power consumption in the integrated device and is expected to grow exponentially in the next decade as per International Technology Roadmap
A Novel Circuit Design Technique to Minimize Sleep Mode Power Consumption due to Leakage Power in the Sub-100nm Wide Gates in CMOS Technology
With the rapid scaling down of CMOS manufacturing technology, the reduction in leakage power has become an important concern in low voltage, low power and high performance applications. In this paper
A technique has been proposed which will reduce simultaneously both delay and leakage power and the results are simulated in Tanner Tool in 90nm and 70 nm CMOS Technologies at 5volt.
An Overview of Various Leakage Power Reduction Techniques in Deep Submicron Technologies
  • V. Bendre, A. K. Kureshi
  • Engineering
    2015 International Conference on Computing Communication Control and Automation
  • 2015
Critical review of various methods & techniques which are used for reducing the leakage power in VLSI circuits are covered.
Leakage Power Reduction in CMOS VLSI Circuits
New methods have been proposed for the leakage power reduction in 90nm technology and the proposed methods will be compared with the previous existing leakage reduction techniques and the result is simulated using Microwind 3.1.
A Novel Approach for Leakage Power Reduction Techniques in 65nm Technologies
A novel Leakage reduction technique is developed in Cadence virtuoso in 65nm regim with the combination of stack with sleepy keeper approach with Low Vth & High Vth which reduces the Average Power.
Design and optimization of multithreshold CMOS (MTCMOS) circuits
This paper presents several heuristic techniques for efficient gate clustering in multithreshold CMOS circuits by modeling the problem via bin-packing and set-partitioning techniques, and four hybrid clustering techniques that combine the BP and SP techniques to produce a more efficient solution.
A new technique for standby leakage reduction in high-performance circuits
  • Y. Ye, S. Borkar, V. De
  • Engineering
    1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)
  • 1998
A new standby leakage control technique, which exploits the leakage reduction offered by transistor stacks with "more than one 'off' device", demonstrates 2/spl times/ reduction in standby leakage