Analog and digital circuit design in 65 nm CMOS: end of the road?

@article{Gielen2005AnalogAD,
  title={Analog and digital circuit design in 65 nm CMOS: end of the road?},
  author={Georges G. E. Gielen and Wim Dehaene and Phillip Christie and Dieter Draxelmayr and Edmond Janssens and Karen Maex and Ted Vucurevich},
  journal={Design, Automation and Test in Europe},
  year={2005},
  pages={37-42 Vol. 1}
}
This special session adresses the problems that designers face when implementing analogand digital circuits in nanometer technologies. An introductory embedded tutorial will give an overview of the design problems at hand : the leakage power and process variability and their implications for digital circuits and memories, and the reducing supply voltages, the design productivity and signal integrity problems for embedded analog blocks. Next, a panel ofexperts from both industrial semiconductor… CONTINUE READING
Highly Cited
This paper has 57 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 36 extracted citations

The challenges and impact of parasitic extraction at 65 nm

7th International Symposium on Quality Electronic Design (ISQED'06) • 2006
View 3 Excerpts
Highly Influenced

Implementing low-power dynamic adders in MTCMOS technology

2015 2nd International Conference on Electronics and Communication Systems (ICECS) • 2015
View 1 Excerpt

Time-Mode Analog-to-Digital Conversion Using Standard Cells

IEEE Transactions on Circuits and Systems I: Regular Papers • 2014
View 1 Excerpt

A novel dynamic element matching technique suited for high pass ΔΣ ADCs

2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS) • 2013
View 3 Excerpts

Nanometer CMOS from a mixed-signal/RF perspective

2013 IEEE International Electron Devices Meeting • 2013

58 Citations

051015'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 58 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-2 of 2 references

Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification

2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177) • 2001
View 5 Excerpts
Highly Influenced

Analysis and reduction techniques for substrate noise coupling in mixed-signal integrated circuits

S. Donnay, G. Gielen editors
European Mixed- Signal Initiative for Electronic System Design, Kluwer Academic Publishers, 2003. • 2003
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…