• Corpus ID: 17748008

Analog VLSI Implementation of Novel Hybrid Neural Network Multiplier Architecture

@inproceedings{Venkatesh2008AnalogVI,
  title={Analog VLSI Implementation of Novel Hybrid Neural Network Multiplier Architecture},
  author={Srinivasan Venkatesh and P. Cyril and P. Cyril Prasanna Raj},
  year={2008}
}
Neural networks are suitable to resolve problems where conventional resolution methods fail. The multipliers form a basic and important block in realising a neural network and this is commonly known as “Synapse”. Their roles are to multiply an input current with trained digital weights. Several research attempts to implement synapses. Some use numeric implementation whereas others use analogue circuit. Each of these implementations methods has its own advantages and drawbacks. Numeric… 

Figures and Tables from this paper

Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

TLDR
The design and analysis of sub circuits for multiplying DAC using 180nm CMOS technology are presented and it is shown that the designed sub circuits are suitable for multiply DAC implementation.

References

SHOWING 1-10 OF 14 REFERENCES

An MDAC synapse for analog neural networks

TLDR
A synapse circuit is presented that integrates the weight storage and multiplication into a single, compact multiplying digital-to-analog converter (MDAC) circuit and the performance of an analogue neural network which uses these synapses is reported.

ANN digitally programmable analog synapse

An Artificial Neural Network (ANN) synapse with local digital weight storage capability is presented. It utilizes a novel, compact, voltage mode multiplying digital-to-analog converter to perform

VLSI neural network with digital weights and analog multipliers

  • V. KooshR. Goodman
  • Computer Science
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
A VLSI feedforward neural network is presented that makes use of digital weights and analog multipliers. The network is trained in a chip-in-loop fashion with a host computer implementing the

Low voltage low power CMOS four-quadrant analog multiplier for neural network applications

  • G. ColliF. Montecchi
  • Engineering
    1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96
  • 1996
A new low power CMOS four quadrant analog multiplier based on the operation of MOS transistors in linear region is presented. The simulated performances prove that it is possible to achieve an high

Design and characterization of analog VLSI neural network modules

TLDR
A systematic method for testing large arrays of analog, digital, or mixed-signal circuit components that constitute VLSI neural networks is described, which consists of a parametric test and a behavioral test to distinguish between faulty and useful chips.

A novel CMOS monolithic analog multiplier with wide input dynamic range

TLDR
A novel CMOS monolithic analog multiplier capable of operating in two quadrants is described in this paper, which results in good linearity and wide dynamic range when compared to other implementations where an FET is incorporated in the feedback network of an operational amplifier.

A 1.2 V CMOS four-quadrant analog multiplier

  • Shuo-Yuan HsiaoChung-Yu Wu
  • Engineering
    Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97
  • 1997
A new CMOS four-quadrant analog multiplier is proposed and analyzed. By applying differential input signals to a set of combiners, the multiplication function can be implemented. Based on the

Design of current-mode digital-to-analog converter in hybrid architecture

This paper proposed a current-mode digital-to-analog converter with a high resolution, high speed, and small hardware overhead. This design takes advantage of the weighted-current-steering approach

A low-power CMOS analog multiplier

  • Chunhong ChenZheng Li
  • Computer Science, Engineering
    IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2006
TLDR
Experiments with SPICE simulation and results from chip testing show that this new structure has extremely low power consumption with comparable linearity and noise performance, making it very attractive for use in a variety of analog circuits.

1.4 V supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency

TLDR
The multiplier presented here is characterized by a high current efficiency, high bandwidth and a high linearity (<1% distortion).