Analog Front-End CMOS ICS for High-Speed PRML Magnetic Read Channels


While much has been written on the possible circuit implementations of a maximum-likelihood sequence detector (MLSD) for use in magnetic recording, less attention has been focused on the circuits implementing the channel equalization, timing recovery, and gain control circuitry that precedes the MLSD. A PRML read channel, which obtains a higher recording… (More)


1 Figure or Table

Slides referencing similar topics