An optimised 3D topology for on-chip communications

Abstract

Taylor & Francis makes every effort to ensure the accuracy of all the information (the “Content”) contained in the publications on our platform. However, Taylor & Francis, our agents, and our licensors make no representations or warranties whatsoever as to the accuracy, completeness, or suitability for any purpose of the Content. Any opinions and views… (More)
DOI: 10.1080/17445760.2013.866236

Topics

15 Figures and Tables