An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18µm CMOS

@article{Fayomi2009AnE0,
  title={An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18µm CMOS},
  author={C. Fayomi and G. Wirth and D. M. Binkley and A. Matsuzawa},
  journal={2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)},
  year={2009},
  pages={195-198}
}
  • C. Fayomi, G. Wirth, +1 author A. Matsuzawa
  • Published 2009
  • Computer Science
  • 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)
  • An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation (SA) analog-to-digital converter (ADC) implemented in a standard CMOS 0.18 µm digital process is presented. To overcome the input sampling switches limitation imposed by the low supply voltage we make use of a track-and-hold circuit based on a low-voltage, low-stress and reliable clock signal with a novel rail-to-rail track-and-latch comparator circuit. Power and area saving are achieved using… CONTINUE READING

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 17 REFERENCES
    Analog-to-digital converters
    • 348
    • PDF
    A CMOS 8-Bit High-Speed A/D Converter IC
    • 196
    A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC
    • 234
    • PDF
    A 0.5V, 1µW successive approximation ADC
    • 125
    A robust single phase clocking for low power, high-speed VLSI applications
    • 48
    Fractal capacitors
    • 174
    • PDF
    Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS
    • 24
    • PDF