An efficient implementation of 1-D median filter

  title={An efficient implementation of 1-D median filter},
  author={Vasily G. Moshnyaga and Koji Hashimoto},
  journal={2009 52nd IEEE International Midwest Symposium on Circuits and Systems},
This paper presents a new architecture and circuit implementation of 1-D median filter. The proposed circuit belongs to the class of non-recursive sorting network architectures that process the input samples sequentially in the word-based manner. In comparison to the related schemes, it maintains sorting of samples from the previous position of the sliding window, positioning only the incoming sample to the correct rank. Unlike existing 1-D filter implementations, the circuit has linear… CONTINUE READING
Highly Cited
This paper has 26 citations. REVIEW CITATIONS
17 Citations
22 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 17 extracted citations


Publications referenced by this paper.
Showing 1-10 of 22 references

70-MHz 2μm CMOS Bit- Level Systolic Array Median Filter

  • R. Roncella, R. Salemi, P. Terreni
  • IEEE J.Solid-State Circ., vol. 28, no. 5, 1993…
  • 1993
Highly Influential
4 Excerpts

A median filter architecture suitable for VLSI implementation

  • G. R. Arce, P. J. Warter
  • Proc. the 23rd Annual Allerton Conf. Comm…
  • 1984
Highly Influential
4 Excerpts

A compact modular architecture for the realization of high - speed binary sorting engines based on rank ordering ”

  • F. K. Gurkaynak I. Hatirnaz, Y. Leblebici
  • Proc . IEEE Int . Conf . Circuits and Systems
  • 2000

VLSI Architecture for Median Filters with Linear Complexity

  • E. H. Lu, J. Y. Lee, Y. Yang
  • TECNON '96, Proc. on Digital Signal Processing…
  • 1996
1 Excerpt

Parallel structures for rank order and stack filters ”

  • K. Parhi L. Lucke
  • IEEE Trans . Signal Proc .
  • 1994

Similar Papers

Loading similar papers…