An efficient algorithm for exploiting multiple arithmetic units

@inproceedings{Tomasulo1967AnEA,
  title={An efficient algorithm for exploiting multiple arithmetic units},
  author={R. M. Tomasulo},
  year={1967}
}
This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techniques is a simple common data busing and register tagging scheme which permits simultaneous execution of independent instructions while preserving the essential precedences inherent in the instruction stream. The common data bus improves performance by efficiently utilizing the execution units without requiring specially… Expand
914 Citations
An Instruction Fetch Unit for a High-Performance Personal Computer
  • 21
Design of Efficient Dynamic Scheduling of RISC Processor Instructions
OHMEGA : a VLSI superscalar processor architecture for numerical applications
  • M. Nakajima, H. Nakano, +6 authors H. Kadota
  • Computer Science
  • [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture
  • 1991
  • 8
  • PDF
A high performance Prolog processor with multiple function units
  • 6
  • PDF
Instruction Scheduling in Microprocessors
An efficient pipelined dataflow processor architecture
  • 79
Instruction translation for an experimental S/390 processor
  • 3
Application-specific Configuration of Exposed Datapath Architectures
  • PDF
...
1
2
3
4
5
...

References

SHOWING 1-4 OF 4 REFERENCES
Tomasulo, “The System/360 Model 91: Machine Philosophy and Instruction Handling,
  • IBM Journal 11,
  • 1967
Received September
  • Received September
  • 1965