An efficient algorithm for exploiting multiple arithmetic units
@inproceedings{Tomasulo1967AnEA, title={An efficient algorithm for exploiting multiple arithmetic units}, author={R. M. Tomasulo}, year={1967} }
This paper describes the methods employed in the floating-point area of the System/360 Model 91 to exploit the existence of multiple execution units. Basic to these techniques is a simple common data busing and register tagging scheme which permits simultaneous execution of independent instructions while preserving the essential precedences inherent in the instruction stream. The common data bus improves performance by efficiently utilizing the execution units without requiring specially… Expand
Supplemental Presentations
915 Citations
An Instruction Fetch Unit for a High-Performance Personal Computer
- Computer Science
- IEEE Transactions on Computers
- 1984
- 21
Design of Efficient Dynamic Scheduling of RISC Processor Instructions
- 2020 11th IEEE Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)
- 2020
An elementary processor architecture with simultaneous instruction issuing from multiple threads
- Computer Science
- ISCA '92
- 1992
- 135
- PDF
OHMEGA : a VLSI superscalar processor architecture for numerical applications
- Computer Science
- [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture
- 1991
- 8
- PDF
An efficient pipelined dataflow processor architecture
- Computer Science
- Proceedings. SUPERCOMPUTING '88
- 1988
- 79
Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme
- Computer Science
- IEEE Trans. Computers
- 1996
- 11
References
SHOWING 1-4 OF 4 REFERENCES
Tomasulo, “The System/360 Model 91: Machine Philosophy and Instruction Handling,
- IBM Journal 11,
- 1967
Received September
- Received September
- 1965