An efficient BICS design for SEUs detection and correction in semiconductor memories

@article{Gill2005AnEB,
  title={An efficient BICS design for SEUs detection and correction in semiconductor memories},
  author={Balkaran S. Gill and Michael Nicolaidis and Francis G. Wolff and Christos A. Papachristou and Steven L. Garverick},
  journal={Design, Automation and Test in Europe},
  year={2005},
  pages={592-597 Vol. 1}
}
In this paper we propose a new Built in Current Sensor (BICS) to detect single event upsets in SRAM. The BICS is designed and validated for 100nm process technology. The BICS reliability analysis for process, voltage, temperature, and power supply noise are provided. This BICS detect various shapes of current pulses generated due to particle strike. The BICS power consumption and area overhead are also provided. This BICS found to be very reliable for process, voltage and temperature variation… CONTINUE READING
Highly Cited
This paper has 78 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 46 extracted citations

79 Citations

051015'07'10'13'16
Citations per Year
Semantic Scholar estimates that this publication has 79 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.

Nicolaids. Upset-tolerant cmos sram using current monitoring: Prototype and test experiments

  • T. Calin, F. L. Vargas
  • International Test Conference,
  • 1995
Highly Influential
10 Excerpts

Similar Papers

Loading similar papers…